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Abstract
This thesis presents the development of a selective-etch fabrication pro-
cess to create sub-10 nanometre metallic gaps and the subsequent use
of the gaps to study the electronics of nanocrystals and molecules. A
complete picture of the success of the process required both examina-
tion by scanning electron microscopy as well as probing the current
response to an applied bias at low temperature.
The empty gaps were fully characterised before self-assembling 7 nm
CdSe nanocrystals onto the metal with the help of linker molecules.
The I-V characteristics of the empty gaps showed a reduction of the
tunnelling barrier height from the expected value (∼5.1 eV, the work
function of Au) when the results were fitted to the Simmons tunnelling
model for a metal-insulator-metal system. Results indicate that after
the barrier height is surpassed, a transition from direct to field-effect
(Fowler-Nordheim) tunnelling occurs.
After CdSe assembly, the collected I-V characteristics of the system
at 77 K showed varied results. Many devices displayed conductance
peaks at low voltages comparable to the results of the shadow evapora-
tion process for 4.2 nm nanocrystals (also documented in this thesis).
Several devices revealed switching between multiples of fundamental
curves, suggesting conduction through multiples of nanocrystals.
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Chapter 1
Introduction
1.1 Overview
In the coming years, the exponential growth trend in the density of transistors
that can be fabricated by current solid-state technology may deviate from the
predictions of Moore’s Law. Quantum phenomena and other effects such as stray
signals and difficulty with heat dissipation arise as devices are packed more closely
on a chip (1). Molecular electronics has surfaced as a way to further miniaturise
devices, ultimately to the point that single molecules or nanocrystals are used as
electronically active elements.
Several challenges arise, however, in creating electrodes small enough to hold
a single molecule, ensuring that the molecule is in electrical contact and then
connecting this device to an outside circuit. The minuscule scale of such devices
from which these challenges arise can be illustrated by comparison with current
computer chips. From the scale of whole chip there is a size reduction of 1000 times
to get to the level encompassing the largest connections on the chip. Another
size reduction of a factor of 1000 is required to reach the level of the smallest
components and connections on the chip. If molecular devices are to be added to
a chip, yet another factor-of-1000 reduction in scale is necessary.
This thesis presents a novel method for the fabrication of sub-10 nm metallic
gaps using a combination of selective-etch and shadow-evaporation techniques.
Once optimised, the gaps were rigorously characterised both visually (using SEM
1
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images) and electronically. The evolution of the process is fully documented, and
the results are presented here.
1.2 Review of Related Work
Several different approaches have been developed in attempt to create sub-10 nm
electrodes. Reed et al. (2) employed electron-beam lithography (EBL) and plasma
etching to open a pore in a suspended SiN membrane, which creates a bowl-shaped
indentation with a small opening (∼30 nm) at the top. Gold was then evaporated
from below to fill the pore. The samples are immersed in the solution of molecules
for self-assembly into a highly ordered monolayer. After the self-assembled mono-
layer (SAM) is formed, a top contact of Ti and Au is evaporated onto its upper
surface. This process is shown schematically in Fig. 1.1. Modifications to this tech-
nique have also been implemented using optical lithography and reactive-ion etch-
ing (RIE) to produce a similar structure, but with an inverted bowl (3). Molecules
containing nitroamine redox centres (2-amino-4-ethynylphenyl-4-ethylnylphenyl-
5-nitro-1-benzenethiol) were used as the conducting SAM. When the I-V charac-
teristics of these devices were measured, they exhibited a temperature-dependent
negative differential resistance (NDR), which is an initial rise in current followed
by a sharp decrease as the voltage is progressively augmented and will be discussed
in 2.5. This behaviour is proposed to be due to a two-step reduction process that
modifies charge transport in the molecule.
Mechanically controllable break junctions (MCB) have also been used to this
effect (4; 5; 6). This method consists of creating a notched metal wire on a flexible
substrate, and then fracturing the wire by bending the substrate. If a SAM is
formed on the wire before it is broken, the molecules will align nearly perpendicular
to the Au surface, and then the leads must be brought back together to form a
conducting layer. This is shown schematically in Fig. 1.2.
Another method exploits the tendency of electromigration (i.e. the motion
within a conductor subject to large current density) to create a break in very
small wires (7; 8; 9; 10; 11; 12; 13; 14; 15). The formation of a gap is achieved
by breaking the nanowires through a controlled passage of current. The process
in (8) also incorporates nano-imprint lithography (NIL), a parallel lithography
2
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Figure 1.1: Nanopore process schematic: a) Cross-section of a silicon wafer show-
ing the bowl-shaped pore etched in a suspended SiN membrane with a diameter
about 300 A˚, b) AuTi top electrode/self-assembled monolayer/Au bottom elec-
trode sandwich structure in the nanopore, c) 4-thioacetylbiphenyl and detailed
diagram of the sandwich heterostructure. Image from (2).
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Figure 1.2: Schematic of the MCB process: (A) The gold wire of the break junc-
tion before breaking and tip formation, (B) After addition of benzene-1,4-dithiol,
SAMs form on the gold wire surfaces. (C) Mechanical breakage of the wire in
solution produces two opposing gold contacts that are SAM-covered. (D) After
the solvent is evaporated, the gold contacts are slowly moved together until the
onset of conductance is achieved. Image from (6).
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technique, see Fig. 1.3. Here, a SiO2 mould with 20 nm wide nanowires of 70 nm
height was patterned using EBL and photolithography. This mould is then pressed
into 90 nm of polymethylmethacrylate (PMMA) polymer on a SiO2 substrate.
An indentation is left in the polymer film after the mould is removed and any
remaining polymer is removed by oxygen plasma RIE, in the same manner as
a seal is left in wax after a stamp is pressed into it. Gold is then deposited
and after liftoff, and remains only where the mould imprinted. The nanowire is
then connected to a circuit that is designed to create a small break in the wire
through electromigration. Initial experiments suggest that heating the sample to
temperatures of 100–225◦C during the electromigration process helps to reduce
and control the gap size. This approach is particularly advantageous due to the
fact that it can create multiple gaps at once by connecting several wires in parallel.
However, since electromigration is inherently a destructive process, it is impossible
to control the exact shape of the contacts.
Figure 1.3: Electromigration fabrication process: top) 20 nm Au wires are made
with nanoimprint lithography; middle) an electric current is passed through the
wires; and bottom) high current densities break the wire with electromigration,
forming gaps as small as sub-10 nm. Image from (8).
Gaps can also be created by trapping gold nanoparticles between large-separation
electrodes using an AC field, and then breaking the bridge by applying a large DC
5
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voltage (16). Gaps can also be made using standard EBL techniques, but then
varying e-beam dose and pattern developing time. Thus by patterning a 25 nm
gap with a higher than usual dosage, then extending the developing time, gaps
ranging from 11–13 nm can be created (17). Ultrahigh density arrays of nanowires
can be constructed by selectively etching away finely grown alternating layers of a
superlattice, then evaporating metal onto the ridges. The metal is then contacted
to a substrate by an adhesive layer, and then removed from the etched superlat-
tice. Now the metal can either serve as wires or as a mask to etch the substrate
beneath (18). This is shown in Fig. 1.4. If two arrays are constructed on top of
each other, but at a 90◦ angle, junctions will be formed that conducting elements
could be placed into. Problems arise, however, in trying to address each junction
individually.
Figure 1.4: Process to create small-pitch wires: a) The GaAs/AlGaAs superlattice,
b) after selectively etching the AlGaAs, c) metal deposition while tilted at 36◦,
d) contact of superlattice onto adhesive layer on silicon, e) release of metal wires
by etching GaAs oxide, and f) after optional O2 plasma to remove adhesive layer
(18).
Another method involves selectively etching the middle layer of a sandwiched
mesa structure. After the layer is etched away, metal is evaporated onto the
6
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structure and the etched gap results in a gap in the metal, which then serves as
the two electrodes (see Fig. 1.5). If this is performed on a structure with a heavily
doped middle layer, that layer can act as a gate (19).
Figure 1.5: Selective-etching process diagram a) a mesa structure is defined by
optical lithography and wet etching, b) selective wet etching removes some tens
of nanometres of the GaAs layer, c) after metal evaporation two electrodes are
separated by a gap of a few nanometres, d) the nanocluster is positioned by elec-
trostatic trapping, e) a heavily doped GaAs layer could be used as a gate, and f)
the process allows for the fabrication of a network of devices with gaps of controlled
nanometre size. Image from (19).
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Chapter 2
Theory
2.1 Introduction
When the scale of an electronic device is reduced down to the order of the length
of the electron wavelength, the behaviour of conduction changes markedly. This
chapter will give an overview of the broad theory as well as the specifics that are
applicable to the systems tested.
2.2 Conduction
2.2.1 Energy Bands
It is useful to consider electrons in a periodic crystal as arranged in energy bands
resulting from the interaction of conduction electron waves and the ionic cores of
the crystals. These energy bands are separated by forbidden regions called energy
gaps or band gaps, for which there are no electron orbitals.
Using this concept, solids can be classified into three types:
1. Insulator - all allowed energy bands are completely filled or completely empty,
and thus no electrons can move in an electric field,
2. Metal - one or more bands are partially filled, say around 10 – 90% such that
the Fermi level lies somewhere in the middle of the band and thus electrons
can move easily in an electric field,
8
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3. Semiconductor or semimetal - one or two bands are slightly filled or slightly
empty, so electrons can move in an electric field under certain conditions.
To understand this idea fully, we can employ the tight-binding model, also
known as the linear combination of atomic orbitals (LCAO) approximation. In this
model, the wavefunction of the electrons is concentrated about the atomic cores of
the crystal due to the large atomic potential. The specifics of this treatment can
be found in (20).
We can begin to explore the fundamentals of this model using a single atom
with a single electron (H, for example) and considering its Hamiltonian
Hˆ0 =
−h¯2
2m
∇2 + V (~r) (2.1)
which gives energy eigenvectors as follows when applied to the single atom wave-
function:
Hˆ0|φa >= Ea|φa > (2.2)
where φ is the single (electron) wavefunction and the index a stands for ‘atom’
and labels the state.
If we bring two single-electron atoms together, the single wavefunctions evolve
under each other’s influence (see figure 2.1) as φ1±φ2. The φ1 +φ2 state will have
a slightly lower energy than the φ1 − φ2 state because the electron spends some
time directly between the atomic cores in the additive state, and therefore feels
the attractive potential of them both. This is never the case in the subtractive
state, and thus an extra binding energy does not appear.
We can see that in a two-atom system, two separate energy levels are created
for each single level in the isolated atom. If we extend this idea to N atoms
arranged in a periodic lattice, the Coulomb interactions between the cores and
the electrons also split the energy levels into bands in a similar way. If the atoms
have more than one electron, the inner electrons will screen the atomic potential
and will be more tightly bound. The inner electrons will therefore experience the
least amount of level splitting. The strongest contributions to splitting arise from
the overlapping wavefunctions of the valence electrons. Each atom contributes one
state to a band, and thus N atoms in a crystal will result in 2N closely spaced
levels in each band, with the factor of 2 accounting for spin.
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Figure 2.1: Combination of atomic orbitals.
We can assume then that only nearest-neighbour atoms have wavefunctions
that overlap since the strong potential of the core severely localises the wavefunc-
tions. Now, we can visualise the spatial relationship between the atoms in the
crystal as illustrated in Fig. 2.2, with the lattice vector ~R pointing to one of the
nearest neighbour atoms, and ~ra depicting the position in relation to the origin.
Figure 2.2: Atoms in a periodic lattice.
Briefly, there are two types of orthogonality between these wavefunctions. The
first type arises from the fact that Hermitian operators (such as Hˆ0) produce
orthonormal wavefunctions such that < φa|φb >= δab. Further, when we consider
10
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spatially separated wavefunctions, for example φa(~ra − ~rm) and φa(~ra − ~rn), we
find that they are the same because the wavefunctions are identical, but centred
on different atoms. Since there is only a small amount of overlap, even between
the closest atoms, we can make the approximation < φa(~ra − ~rm)|φa(~ra − ~rn) >=∫
dVaφ
∗
a(~ra − ~rm)φa(~ra − ~rn) = δmn.
Now we shall examine the full Hamiltonian and the full potential of the system,
which are expressed as follows:
Hˆ =
−h¯2
2m
∇2 + V (~r) (2.3)
and
V =
∑
n
V (~r − ~rn). (2.4)
One solution to Hˆ |ψ~k >= E~k|φ~k > has the form of a Bloch function and
consists of a linear combination of atomic orbitals (LCAO),
ψ~k(~r) =
N∑
n=1
ei
~k·~rnφa(~r − ~rn). (2.5)
The full eigenfunction contains a summation over all N different atoms in the
lattice using the same orbital (indexed ‘a’) for each one.
We can now calculate the energy eigenvalues E~k, as follows.
< ψ~k|Hˆ |ψ~k >= E~k < ψ~k|ψ~k > (2.6)
which gives
E~k =
< ψ~k|Hˆ |ψ~k >
< ψ~k|ψ~k >
, (2.7)
where < ψ~k|ψ~k > is retained because it has not been normalised. It is easier
to analyse 2.7 if we split it into its numerator and denominator, consider each
separately, then bring them back together. The step-by-step treatment can be
found in (21).
If we divide the full potential into two parts
V (~r) =
N∑
η=1
V (~r − ~rη) = V (~r − ~rn) +
∑
η 6=n
V (~r − ~rη), (2.8)
11
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we may now write the full Hamiltonian as
Hˆ =
−h¯2
2m
∇2 + V (~r)
=
−h¯2
2m
∇2 + V (~r − ~rn) +
∑
η 6=n
V (~r − ~rη)
= Hˆ0 +
∑
η 6=n
V (~r − ~rη). (2.9)
This shows that in the tight-binding model, the full Hamiltonian is viewed as a
perturbation of the atomic Hamiltonian.
Following the treatment from (21), we can now write the total energy E~k as
E~k =
NEa −NA−N
∑
~r 6=0
Bei
~k·~R
N
(2.10)
or
E~k = Ea − A−
∑
~R 6=0
Bei
~k·~R (2.11)
where {R} is the lattice vector from the atom at the origin to the nearest neigh-
bours,
−A =
∑
η 6=0
< φa(~r)|V (~r − ~rn)|φa(~r >, (2.12)
and
−B =
∑
η 6=0
< φa(~r + ~R)|V (~r − ~rη)|φa(~r) > . (2.13)
The value A serves to shift the atomic energy Ea to lower values and the value
B determines the bandwidth. Multiple bands can only arise from multiple values
of A and B, which in turn come from the various values of ‘a’ signifying the atomic
orbitals. The wave function of the electron will therefore be similar to the atomic
orbital it belongs to. We also find that the effective mass is always related to the
bandwidth.
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2.2.2 Bulk Semiconductor
When discussing conduction in semiconductors, we must include the idea of free
holes. The energy bands for electrons and holes are separated by the band gap. The
energy dispersion relations for electrons and holes are parabolic in a semiconductor
if we assume the electrons (holes) in question are occupying levels that occur at
the bottom (top) of the conduction (valence) band. The lowest unoccupied band
and highest occupied band are separated by an energy gap Eg, and each parabola
represents a quasi-continuous dispersion of states along a given direction in k-space,
see Fig. 2.3.
k = 0 k
Direct
Bandgap
Direct
Conduction
Band
Valence
Band
Indirect Bandgap
Indirect Conduction
              Band
Heavy Hole Band
Light Hole Band
Split-o! Band
Split-o!
Energy
Figure 2.3: Bulk semicondutor band structure E-k diagram.
Bulk semiconductors have a conductivity between 10−2–109Ω/cm and would
behave as insulators at absolute zero. The band gap of a semiconductor determines
how it will behave electronically, and is defined as the difference in energy between
the lowest point of the conduction band and the highest point of the valence band.
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2.2.3 Transport in Zero Dimensions (Quantum Dots)
If all charge carriers and excitations are confined in all three dimensions, the system
is referred to as a quantum dot (QD). This term only refers to small clusters
of atoms that do not have a well-defined lattice structure, and therefore their
properties depend on their exact number of atoms. Since movement is confined in
all dimensions, only discrete (kx, ky, kz) exist in the k-space. Each state is thereby
represented by a point, and the density of states (DOS) is comprised of delta peaks.
Energy bands now look like atom-like states, especially at the edges of the bands.
There exists a finite zero-point energy, so even when electrons are in the ground
state, they have more kinetic energy than bulk electrons at the conduction band
edge. This results in a blue shift of the optical illumination in the confined system.
Figure 2.4: Zero-dimensional system: a) spatial confinement, b) representation in
k-space, c) energy diagram, and d) DOS as a function of energy.
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2.2.3.1 Semiconductor Quantum Dots
When we confine the semiconductor to a quantum dot, the parabolic bands that
were mentioned previously (see 2.2.2) are broken up into points. Using the ‘particle-
in-a-box’ method, we can arrive at an estimation for the lowest energy in a one-
dimensional potential well
Ewell,1d =
1
8
h2
md2
(2.14)
where d is the width of the well. In a quantum dot, the system can be described
as an infinite three-dimensional well, with the potential V equal to zero inside the
well and infinite elsewhere. Three-dimensional wells can take on different shapes,
and are most commonly represented by cubes or spheres. In the cubic case, there
are three degrees of freedom, each solved independently and in the same manner
as the one-dimensional case, so
Ewell,3dcube = 3Ewell,1d =
3
8
h2
md2
(2.15)
In the spherical case of a quantum well with diameter d, we can introduce spherical
coordinates and solve separately for the radial and angular parts. At the lowest
energy, when the angular momentum is zero,
Ewell,3dsphere =
1
2
h2
md2
. (2.16)
We can see now that the zero-point energy is volume-dependent in zero dimensions,
in that it is actually higher for a sphere of diameter d, with its volume equal to
(pi/6)d3 than for a cube with all sides of length d, and with a volume of d3. To
satisfy the boundary conditions, energy levels occur at integer multiples of the
zero-point energy. This shows that the more confined a charge is, the greater the
zero-point energy and the greater the separation between energy levels.
Charge injection or photoinduced processes can create electron-hole pairs in a
quantum dot, and the minimum energy Eg required to do this results from several
contributions. The first contribution is the energy required to create an electron-
hole pair in the bulk, Eg(bulk). We then must consider a term that arises from
the confinement, Ewell. In a spherical quantum dot, we can estimate Ewell as the
zero-point energy of the potential well
Ewell =
h2
2m∗d2
(2.17)
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where 1
m∗ =
1
me
+ 1
mh
, with me being the electron mass, and mh the hole mass. We
consider another term, ECoul, that arises from the Coulomb interaction between
the electron and hole, with a coefficient that accounts for the screening of the
charge carriers by the crystal,
ECoul = −1.8 e
2
2pi0d
. (2.18)
When d becomes very small, the Coulomb term becomes significant.
Combining these three terms, we arrive at an estimate for the total energy gap
Eg(d) = Eg(bulk) +
h2
2m∗d2
− 1.8 e
2
2pi0d
, (2.19)
which shows us the size dependence of the gap. The confinement term is always
positive, and therefore always raises the energy of the lowest state with respect
to the bulk, but the Coulomb term is always negative. Since Ewell ∝ 1/d2, the
confinement term becomes dominant for very small quantum dots.
This size dependence means that quantum dots can be tailored for specific
purposes simply by making them the appropriate size. There are several different
ways to produce quantum dots, and the method of preparation has some effects
on the transport through the system.
2.2.4 Quantum Dot Fabrication Methods
One method of making semiconductor quantum dots is to lithographically define
electrodes on top of an existing two-dimensional electron gas (2DEG). When a
voltage is applied across the electrodes, the regions directly under them are elec-
trostatically depleted. The depleted regions behave as tunnel barriers. Quantum
dots can also be lithographically etched into a 2DEG and behave in the same man-
ner. One particular advantage of this method is the ease with which the dots can
be connected to an external, macroscopic circuit. Due to the present constraints
of lithography it is difficult to achieve sizes smaller than 10 nm.
Another method is to epitaxially grow a thin layer of low band-gap material
over a higher band-gap material. Since the crystal faces will have considerable
lattice mismatch, the growth will enter the Stranski–Krastanov growth regime (see
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2.6.2) and start to form nanometre-sized islands. A major benefit of this method
is that the shape of the islands can be controlled by the growth conditions, but
the dots can be difficult to isolate and to connect electrically. Most measurements
performed on epitaxially grown QDs are optical.
The type of quantum dots we use in our devices are very different from the
aforementioned types. They are colloidal quantum dots and are synthesised using
wet chemistry and are free-standing nanoparticles or nanocrystals in solution. A
brief overview of their synthesis will be given here, but a more detailed discussion
can be found in sections 3.3.3 and 3.4.2 for the special cases of the nanocrystals
and molecules of interest in this thesis. The key parameter in the growth of
colloidal quantum dots is the presence of one or more molecular species called
‘surfactants’. Surfactants are molecules that are dynamically adsorbed to the
surface of the growing dot under reaction conditions (22). In choosing a surfactant,
the adsorption to the dot must be considered. The chosen surfactant should be
mobile enough to enable addition of monomer units, but stable enough to prevent
the aggregation of the nanocrystals. The amount of surfactant present during the
synthesis of the nanocrystal controls the size and shape of the nanocrystal (22).
This is an obvious advantage of colloidal nanocrystals, as well as the fact that they
can be produced in large quantities. They are, however, very difficult to connect
electrically.
In all cases, the energy gap of the semiconductor displays a striking widening.
This can be investigated optically because the minimum energy to create an exciton
must be greater than or equal to the band gap energy. This also means that the
onset of absorption is size-dependent, since the band gap is size-dependent (22).
In quantum dots, energy released by exciton annihilation must be released as
emitted photons, as it will be too large to be absorbed vibrationally. Therefore,
fluorescence is a favoured channel of decay.
Colloidal QDs can exhibit a phenomenon known as ‘spectral jumps’ or ‘spectral
diffusion’ that is not seen in other types of QDs. Even though an emission peak
of a single colloidal QD can be less than 0.1 meV wide, its emission energy shifts
randomly over time. This is may be attributable to rapid fluctuations in the
electric fields of the surrounding environment, which may not affect epitaxially
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grown QDs because their local environment is more stable. This susceptibility to
electric fields will be apparent in our measurements, as discussed in 7.6.
No matter the nature of the excitation, QDs may emit photons when they
relax from an excited state to the ground state. This makes them attractive can-
didates for applications as lasing media, single-photon sources, fluorescent labels,
or optically-addressable charge-storage devices (22).
Electrically, the transport in a QD is governed by charge and energy quanti-
sation effects, and the capacitance of a nanostructure is proportional to its linear
dimensions. If the capacitance becomes so small that the energy required to add
a charge carrier exceeds the thermal energy, then transport through the QD is
blocked, and we enter the Coulomb blockade (CB) regime. This will be discussed
thoroughly in section 2.4.
2.3 Simmons Tunnelling Model
To understand what the conduction might be like through an empty metallic gap or
if the molecule or nanocrystal had not made secure contact to the metal electrodes
and part of the electron’s journey is tunnelling through the air, we may employ
the Simmons tunnelling model for similar electrodes separated by a thin insulating
film (23). We will use a version of this theory as modified by Steinmann (24) to
fit our results in 7.3. In our case, the insulating film is the air (or LN2) in the
gap, for which the work function, i.e. the minimum energy required to remove an
electron to a point just outside the surface, for Au should be around 5.1 eV.
When two metal electrodes are separated by a thin insulating layer, the top
of the energy gap of the insulator is positioned above the Fermi levels of the
electrodes. In this situation generally current should be blocked, but a current
can flow if either the thermal energy of the system is sufficient to overcome the
potential barrier or, as in our case, if the separation is small enough that electron
transport occurs through tunnelling. Our measurements are conducted at low
temperatures in hopes of reducing the thermal contribution so we get a clearer
idea of the electronic structure of the conducting nanoelements.
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Figure 2.5: General barrier for an insulating film between two metal electrodes.
The probability that an electron will penetrate a barrier with height V (x) (see
Fig. 2.5) is given by the well-known Wentzel–Kramers–Brillouin (WKB) approxi-
mation:
D(Ex) = exp
{
−4pi
h
∫ s2
s1
[2m(V (x)− Ex)]
1
2 dx
}
(2.20)
where Ex = mv
2
x/2, the energy of the incident electron in the x-direction. N1
electrons tunnel through the barrier from electrode 1 to electrode 2, given by
N1 =
∫ vm
0
vxn(vx)D(Ex)dvx =
1
m
∫ Em
0
n(vx)D(Ex)dEx (2.21)
where Em is the maximum energy of the electrons in the electrode and n(vx)dvx is
the number of electrons per unit volume that are travelling at velocities between
vx and vx + dvx. This reduces to:
N1 =
4pim2
h3
∫ Em
0
D(Ex)dEx
∫ ∞
0
f(E)dEr, (2.22)
following Simmons’ treatment, with Er = mv
2
r/2 and v
2
r = v
2
y + v
2
z (in polar
coordinates), and f(E) is the Fermi function, which determines the probability
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that a state will be filled or empty. It is defined by:
f(E) =
1
e[(−µ)/kT ]+1
(2.23)
where  is the energy of the single particle state, and µ is the chemical potential.
As the tunnel probability D(Ex) is the same in either direction, the number N2
of electrons tunnelling in the opposite direction (from electrode 2 to electrode 1)
is determined in much the same manner. If electrode 2 is at a positive potential V
with respect to electrode 1, the Fermi-Dirac distribution is written as f(E + eV )
and
N2 =
4pim2
h3
∫ Em
0
D(Ex)dEx
∫ ∞
0
f(E + eV )dEr. (2.24)
The net flow of electrons though the device is then N = N1 −N2, with
N =
∫ Em
0
D(Ex)dEx ×
{
4pim2
h3
∫ ∞
0
[f(E)− f(E + eV )] dEr
}
. (2.25)
Using the following substitutions:
ζ1 =
4pim2e
h3
∫∞
0
f(E + eV )dEr,
ζ2 =
4pim2e
h3
∫∞
0
f(E)dEr
and
ζ = ζ1 − ζ2,
and substituting back into equation 2.25, we get
J =
∫ Em
0
D(Ex)ζdEx, (2.26)
which is the tunnelling current density.
To get a relation for the tunnelling current with respect to the applied voltage,
we employ the substitution V (x) = η+ϕ(x), with η and ϕ being the Fermi level of
the metal and the barrier height function, respectively. Following the substitutions
and integrations from (23), we arrive at
D(Ex) ' exp
[
−A(η + ϕ¯− Ex) 12dx
]
, (2.27)
where ϕ¯ is the mean barrier height above the Fermi level of the negatively-biased
electrode,
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ϕ¯ = 1
∆s
∫ s2
s1
ϕ(x)dx, and
A = (4piβ∆s/h)(2m)
1
2 ,
where β is a correction factor, and can be approximated as nearly equal to 1. At
absolute zero, ζ1 = (4pime/h
3)(η − Ex) and ζ2 = (4pime/h3)(η − Ex − eV ), which
gives
ζ =

(4pime/h3)(eV ) 0 < Ex < η − eV
(4pime/h3)(η − Ex) η − eV < Ex < η
0 Ex < η
 (2.28)
in equation 2.26, and integrating and making the approximations as in (23) we
arrive at
J = J0{ϕ¯exp(−Aϕ¯ 12 )− (ϕ¯+ eV )exp
[
−A(ϕ¯+ eV ) 12
]
}, (2.29)
where J0 = e/2pih(β∆s)
2. This equation can be applied to any shape of potential
barrier providing the mean barrier height is known, or can determine the mean
barrier height if the I-V characteristics of a device are measured. It represents
the current density J0ϕ¯exp(−Aϕ¯) 12 flowing from electrode 1 to electrode 2 and the
current density J0(ϕ¯+eV )exp(−A(ϕ¯+eV ) 12 ) flowing from electrode 2 to electrode
1, resulting in the net current density, J . When V = 0, a current density of
magnitude J0exp(−Aϕ¯ 12 ) is flowing in both directions, and a dynamic equilibrium
is established.
For very low voltages (and following the treatment in (23)), the current density
reduces to
J = JLϕ¯
1
2V exp(−Aϕ¯ 12 ) (2.30)
where JL =
[
(2m)
1
2/∆s
]
(e/h)2. Since eV is very small, ϕ¯ can be considered the
zero-voltage mean barrier height. Thus, J is linear with V and the device is ohmic
in this range.
If we consider the case of a rectangular barrier (see Fig. 2.6), we may derive
equations for the low-, intermediate-, and high-voltage ranges as follows:
• Low-Voltage Range: V ' 0
From Fig. 2.6, ∆s = s and ϕ¯ = ϕ0. Substituting into equation 2.30, we obtain
J =
[
3(2mϕ)
1
2/2s
]
(e/h)2V × exp
[
−(4pis/h)(2mϕ0) 12
]
. (2.31)
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Figure 2.6: Rectangular barrier for an insulating film between two metal electrodes
for (a) V = 0, (b) 0 < V < ϕ0/e, (c) V > ϕ0/e.
• Intermediate-Voltage Range: V < ϕ0/e
From Fig. 2.6, we see that ∆s = s and ϕ¯ = (ϕ− eV/2). Substituting these values
into equation 2.29, we obtain a more complicated expression (using the treatment
in (23))
J =
( e
2pihs2
){(
ϕ0 − eV
2
)
exp
[
−4pis
h
(2m)
1
2
(
ϕ0 − eV
2
) 1
2
]
(2.32)
−
(
ϕ0 +
eV
2
)
exp
[
−4pis
h
(2m)
1
2
(
ϕ0 +
eV
2
) 1
2
]}
.
• High-Voltage Range: V > ϕ/e
From Fig. 2.6, we see that ∆s = sϕ0/eV and ϕ¯ = ϕ0/2. Substituting these values
into equation 2.29,
J =
(
2e3(F/β)2
8pihϕ0
){
exp
[
−4piβ
eF
m
1
2
]
(2.33)
−
(
1 +
2eV
ϕ0
)
× exp
[
−4piβ
eF
m
1
2
(
1 +
2eV
ϕ0
) 1
2
]}
,
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where F = V/s is the field strength in the gap. In this case, the correction
factor β = 23/24, and is therefore independent of V . For very high voltages
(V > (ϕ + η)/e), the Fermi level of electrode 2 lies below the bottom of the
conduction band of electrode 1 and electrons are unable to tunnel from electrode
2 to electrode 1 due to the absence of empty levels. For electrons tunnelling from
electrode 1 to electrode 2, however, the situation is reversed since all levels are
empty in electrode 2. This situation is analogous to that of field emission, and
the second term in equation 2.34 is negligible compared to the first. We therefore
arrive at
J =
2.2e3F 2
8pihϕ0
exp
[
− 8pi
2.96heF
(2m)
1
2ϕ0
]
. (2.34)
In this case, J is a rapidly varying function of s, ϕ and V .
Image charges build up on the metal electrode and the potential associated
with these charges reduces the height of the barrier. This reduction is dependent
on the applied voltage, and serves to reduce the area of the barrier by rounding
off its corners and thinning the barrier, see Fig. 2.7. This increases the flow of
electrons between the two electrodes. The image function is a hyperbolic function
that results in an elliptic integral that can only be solved numerically when used
in the Fermi-Dirac distribution function.
A full treatment of the theory with the image forces included can be found in
(23), which will be summarised here. The approximation of the image potential
is given as Vi = −1.15λs2/x(s − x) where λ = e2ln2/8pis ( is the permittivity
of the insulating film, in our case,  = 0 = 1, since we are taking air as the
insulator). When the image potential is taken into account, we can write ϕ(x) =
ϕ0− eV x/s−1.15λs2/x(s−x). We can obtain an average function via integration
and division by ∆s,
ϕ¯ =
1
∆s
∫ s2
s1
{
ϕ0 − eV x
s
− 1.15λs
2
x(s− x)
}
dx. (2.35)
We can approximate the limits s1 and s2 by
s1 = 1.2λs/ϕ0
s2 = s [1− 9.2λ/(3ϕ0 + 4λ− 2eV )] + s1 (2.36)
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Figure 2.7: The effect of the image potential, (a) with no applied voltage and (b),
with applied voltage, V .
for eV < ϕ0 and as
s1 = 1.2λs/ϕ0
s2 = (ϕ0 − 5.6λ)(s/eV ) (2.37)
for eV > ϕ0. Integrating equation 2.35 gives
ϕ¯ = ϕ0 − (eV/2s)(s1 + s2)− [1.15λs/(s2 − s1)] (2.38)
× ln [s2(s− s1)/s1(s− s2)] = ϕI.
This gives the following results for the three cases mentioned before:
• Low Voltages
For the range of voltages nearly equal to zero, equation 2.39 becomes
ϕ¯ = ϕ0 − [1.15λs/(s2 − s1)]× ln [s2(s− s1)/s1(s− s2)] = ϕL, (2.39)
where s1 and s2 are given by equations 2.36 with V set to zero. Substituting
equation 2.39 into equation 2.30 gives
J = JLϕ
1
2
Lexp(−Aϕ
1
2
L). (2.40)
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• Intermediate Voltages
For voltages in the range 0 < V < ϕ0/e, the tunnelling current density is given by
substituting equation 2.39 into equation 2.29 as
J = J0
{
ϕIexp(−Aϕ
1
2
I )− (ϕI + eV )exp
[
−A(ϕI + eV ) 12
]}
, (2.41)
where s1 and s2 are given by equations 2.36. We may also assumeA = (4pi∆s/h)(2m)
1
2 .
• High Voltages
For voltages greater than ϕ0/e, the current density is identical to that in equation
2.41, but the values for s1 and s2 are given by equations 2.37. For very high
voltages (V > (ϕ0 +η)/e), the second term can be ignored as it becomes negligible
compared to the first. Though the image charges may result in a reduction of the
barrier height, for the systems we will study, it is expected this reduction will not
exceed 2 eV.
2.4 Coulomb Blockade
Because the energy levels in a nanoscale object are quantised, the presence of
one electron on the dot or on the molecule can alter the energy of the system
dramatically. The small capacitance of the systems may block further transport
until the charging energy on the dot is overcome. Once this blockade is lifted, one
electron may tunnel onto the capacitor and increase the electrostatic energy again.
Another electron may not tunnel onto the device until the electrostatic energy of
the first is overcome. This is known as Coulomb blockade (CB), and should result
in step-like I-V characteristics, as will be discussed in this section.
2.4.1 Classical Treatment
Even though tunnelling is a quantum effect, we can treat the occurrence of Coulomb
blockade in most nanostructures with small capacitances classically (22). This is
because the energy-level spacing in the structure is much smaller than the thermal
energy, kBT , due to the high DOS at the Fermi level. If we consider an isolated
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conductor, the total charge of the electrons on the dot is quantised as q = −Ne,
where N is the number of electrons on the dot. The positive background charge
may not be equal to the quantised negative charge due to the discreteness of N .
In this case, a net charge ∆q arises from the difference between the electron charge
and the background charge (25), and this net charge should be less than e/2. In
order to add or remove one electron from the island, a Coulomb charging energy
of EC = (e
2 + 2e∆q)/2C is required, where C is the capacitance of the island to
the rest of the world.
There are some requirements on the conditions to make Coulomb blockade
occur. First among these is the charging energy be much greater than the thermal
energy, kBT , as expressed in the following inequality
e2/2C  kBT. (2.42)
This requirement can be fulfilled in two ways, either by decreasing the capacitance
of the device, or decreasing the temperature. We can use the following relation to
determine the capacitance of a spherical device
C = 2pi0d (2.43)
where d is the diameter of the particle, and  is the relative permitivity of the
surrounding dielectric. The capacitance is thus inversely dependent on the size of
the island. For example, to operate at room temperature, the feature size would
need to be smaller than 1 nm. For larger devices, measurements are taken at
liquid-nitrogen or liquid-helium temperatures.
Another requirement is the localisation of the charge on the island, so that the
number of electrons on the island is well-defined. This requires leads with a resis-
tance of −h/e2 or greater; the reasons for this will be explained more thoroughly
in the next section.
For tunnelling onto the island to occur, either the incoming electron energy
must be increased by the charging energy (e2+2e∆q)/2C above the electrochemical
potential of the island, or the net charge of the region must be made more positive.
This can be realised by applying a gate to change the electron density on the island.
When the net charge reaches +e/2, the CB will be lifted and an electron can tunnel
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Figure 2.8: CB in a double tunnel junction. Transport is blockaded (left) until the
net charge reaches e/2, (right) when the electron may tunnel onto the island.
onto the island with no energy cost (since the energy depends only on the square
of ∆q), making the net charge −e/2.
For more current to flow, all subsequent electrons must overcome the poten-
tial due to the previous electron occupying the dot, giving rise to single-electron
conduction. Thus a stair-like trace appears in the I-V characteristics, and this is
known as a Coulomb staircase (see Fig. 2.9 for the case where the background
charge is zero.)
If the background charge is non-zero, the Coulomb blockade and staircase may
be shifted along the voltage axis. Applying a gate can explore how the conduc-
tance changes with respect to the gate voltage. An example of transconductance
(dG/dVg) as a function of the gate voltage (Vg) for a quantum dot may be seen in
Fig. 2.10.
In the case of asymmetric barriers, which is likely for the systems we will be
exploring, the time to tunnel out of the dot (tout) and the time to tunnel in to
the dot (tin) will be different. If the time to tunnel in is greater than the time
to tunnel out, then electrons will collect on the dot. If the opposite case is true
(tout > tin), there will be no build-up of charge, and hence no Coulomb staircase
will occur. The tunnelling time depends on the width of the barrier, as it is the
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Figure 2.9: Coulomb blockade and Coulomb staircase in a double junction with
no background charge.
Figure 2.10: Transconductance (dG/dVg) of a quantum dot, showing Coulomb
diamonds. Image from (25).
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amount of time that must be ‘repaid’ to the energy ‘borrowed’ from the Heisenberg
uncertainty principle to allow the electron to tunnel through the barrier. When
the bias is such that electrons may leave the dot easily, but have a more difficult
time entering, the above process is the same, but for holes. If the energy required
to add an electron is much less than that to remove one, the Coulomb gap will not
necessarily be symmetric.
2.4.2 Quantum Considerations
Though we can treat Coulomb blockade largely classically, the effect arises from
the quantised nature of the charge and therefore must conform to some quantum
considerations. Due to Heisenberg’s uncertainty principle the tunnelling resistance,
Rt, of the junction should be greater than h/e
2 so that the wavefunction is localised
on or off the dot.
In a semiconducting dot, the quantisation of the single-particle energy spectrum
can modify the energy required to overcome CB. The total energy for N electrons
on the dot is
U(N) =
N∑
i=1
Ei +
(−eN + CgVg)2
2C
, (2.44)
where Ei is the single-particle energy of the i
th state, Cg is the capacitance between
the dot and the surface gate, Vg is the gate voltage, and C is the total capacitance.
Therefore, the minimum energy required to add the N th electron to the dot (known
as the electrochemical potential) is:
µd = U(N)− U(N − 1) = EN + (N − 1/2)e
2
C
− eCg
C
Vg. (2.45)
The addition of one dot to the system changes the electrochemical potential by
µd(N + 1)− µd = EN+1 − EN = e
2
C
. (2.46)
This means that when the N th electron has just entered the dot (i.e. when µd = µ
where µ is the chemical potential of the lead), the energy required to add the
(N + 1)thelectron to the dot (in addition to µ) is the sum of the charging energy
EC = e
2/C and the single-particle energy spacing. Therefore, electrons may not
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tunnel into the dot when the electrochemical potentials of the leads are in between
the electrochemical potentials of the N th and (N+1)th states unless enough energy
is supplied by applying a large DC bias across the dot. The transport is therefore
Coulomb blockaded. When the electrochemical potentials of the leads line up with
that of the (N + 1)th state, the blockade is lifted and tunnelling is again possible.
2.5 Negative Differential Resistance
Transport systems consisting of two tunnel barriers separated by a conducting
element with quantised energy levels (as discussed in the previous sections) may
exhibit a phenomenon known as negative differential resistance (NDR). In systems
where both the leads and the conducting element have quantised energy levels,
NDR occurs as a result of the levels in the wire coming into resonance with the
levels of the leads, known as resonant tunnelling. Briefly, a bias is applied across
the device and serves to lower the energy of the bound state of the conducting
element with respect to the left contact. The current rises when the energy levels
of the left electrode and the central well line up (come into resonance). The current
then drops abruptly as the energy of the conducting element falls below the bottom
of the band edge (goes out of resonance). When the next bound state comes into
resonance, current again increases. The defining feature of resonant tunnelling
is that for some energies, the barrier behaves as if it is completely transparent,
giving a transmission coefficient of one. This is illustrated by Fig. 2.11. NDR
has been documented in electronic systems using molecular wires (26; 27; 28) and
CdSe nanocrystals (29) as the nanoelements.
2.6 Metal Deposition
2.6.1 Overview
Metal deposition plays one of the most important roles in the fabrication of sub–
10 nm devices. Due to the extremely small scale, the margin of error can be
very large, and even a single stray grain of metal could short the gap. There
are many factors that can affect the film such as temperature, substrate structure
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Figure 2.11: I-V characteristics showing negative differential resistance.
and evaporation rate. Varying these factors changes the way the metal particles
interact with the substrate and with each other, but the film growth follows certain
trends, as will be discussed in the following sections.
2.6.2 Modes of Growth and Adsorption
Crystal growth can occur in three possible modes: 1) island, or Verner–Weber
mode; 2) layer, or Frank-van der Merwe mode; or 3) layer and island, or Stranski–
Krastanov mode. Briefly, in Verner–Weber mode, islands are grown after small
particles nucleate on the substrate. This mode is usually seen in the deposition
of metals on insulators. Frank-van der Merwe mode is characterised by particles
being more closely bound to the substrate than to each other, and thus forming
a complete monolayer on the surface, which is subsequently covered by a second
monolayer and so forth. Adsorbed gases, some metal–metal systems and some
semiconductor–semiconductor systems exhibit layer growth (30).
Generally, metal film deposition onto semiconductor substrates (the case we
are interested in) occurs via Stranski–Krastanov (SK) growth mode. This mode
is a sort of intermediate between the two others. For the first few monolayers
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layer growth is preferred, but subsequently islands begin forming on top of these
layers. This can be attributed to a number of reasons and any disturbance of the
monotonic decrease of the binding energy could be the cause.
At an atomic level, there are several processes that govern the adsorption and
growth onto a surface. During vapour deposition, single particles are deposited
onto the substrate, and then may diffuse across the surface as long as they are not
lost by one of several processes (30). These processes include re-evaporation or re-
solution, nucleation of 2D or 3D clusters, capture by existing clusters, dissolution
into the substrate and capture at special (defect) sites (see Fig. 2.12).
Figure 2.12: Nucleation during film deposition.
Material effects must be taken into account as well (such as binding energies,
diffusion energy, and re-evaporation energy) to describe early growth and nucle-
ation. Other factors to consider are imperfections such as ledges, dislocations,
point defects and rearrangement processes, in which clusters which have formed
rearrange because the original form was not the most stable configuration.
In thermodynamic equilibrium, there is no net film growth, or indeed any
change to macroscopic variables. This is because, microscopically, all of the surface
processes are in balance. Crystal growth is necessarily a non-equilibrium kinetic
process, so the final state is kinetically determined and not necessarily the most
stable.
As mentioned, Stranski–Krastanov growth mode dominates the film growth of
metals onto semiconductor substrates. Initially, the growth is characterised by
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strained monolayers, the structure of which is primarily dictated by the substrate.
As more metal is deposited, 3D islands begin to nucleate and then grow. Deposi-
tion conditions and the interaction between the substrate and the deposited metal
determine the number and structure of the layers and subsequently, the number
density and structure of the islands. Of particular importance is the dependence
of the island density on the substrate temperature, in which variations of over nine
orders of magnitude have been observed (30).
The emergence of SK growth can be explained considering the adsorption en-
ergies. Generally, the binding energy of the adsorbate to the substrate is approx-
imately the same as the sublimation energy of the metal, and thus a strongly
bonded monolayer is formed at first. As more metal is deposited, the adsorp-
tion energies of the metal particles exhibit a monotonic decrease, so they are less
strongly coupled to the previous layers and begin to grow as islands. Once the
islands are visible by SEM, the island density does not change much with film
thickness. Surface defects can also play a major role in later layers, but initially
the nucleation has a strong intrinsic component.
Decreasing the temperature can make the growth behave more like layer growth.
This is due to an increased island number density at low temperature such that
islands are so close together that they are touching after just one monolayer has
been deposited. These layers are only metastable, though, and annealing at high
temperature can cause the islands to re-emerge. At any temperature, the critical
nucleus size is about 10 atoms, which is quite large when compared to the usual 1
atom of pure island growth.
2.6.3 Grain Size & Surface Roughness
The island morphology exhibited by thin metal films on semiconductors is referred
to as ‘grain structure’. Each island is considered a ‘grain’, and the size and flatness
(‘surface roughness’) of these grains becomes particularly important when the films
are to be incorporated into electronic devices, as many electronic properties are
influenced by grain structure. Grain structure and surface roughness are related
to each other by the condition that the surface is in equilibrium at all the triple
lines where the grain boundaries intersect (31). The most significant factor that
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contributes to the grain structure and surface roughness is the temperature of the
substrate (32). Especially for thin films of thicknesses on the order of the individual
grain sizes, the surface morphology and cleanliness of the substrate can influence
the grain growth. Chamber pressure does not seem to have any significant effect
on the grain structure, but some studies have shown that higher evaporation rates
can result in smoother films (33).
Several studies have been conducted to analyse the effects of temperature on
metal films both during (32) and after (31) deposition. In both cases, the trend
that emerges is: for low temperatures, the film is quite rough, but the grain
size is small; as the sample is heated, the film becomes smoother and the grains
larger until a point when the surface becomes rough again. This trend can be
understood by looking at the energy of the configurations. At low temperatures
particles tend to stick where they land, thereby creating a film with a statistical
roughness characterised by a Poisson distribution proportional to the square root
of the film’s thickness (32). At higher temperatures, the mobility of the adatoms
is increased by the increased energy from the heat. This allows the adatoms to
diffuse across the surface until they occupy potential minima. The final increase
in roughness at higher temperature is a result of the coalescence of several grains,
and with larger grain diameter comes an increase in height variation on each grain.
2.6.4 Gold Clusters
It is believed that gold deposition obeys the charge-cluster model (CCM) (34).
CCM proposes that charged clusters of atoms (rather than individual atoms) are
formed in the gas phase of vapour deposition, and then deposited on the substrate
surface. These clusters are said to exhibit liquid-like properties in accordance with
Fujita’s concept of ‘magic size’ (35). Experiments performed by Barnes, et al.
(34) have suggested an initial cluster size of 2.4± 0.2 nm, which later increased to
12± 9 nm. This increase is thought to be due to the nucleation of clusters into
islands via SK growth.
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2.7 Electromigration
In very small-scale interconnects, the surface effects of the metal become prevalent,
and can lead to failure in the wires. When a current is passed through these small
devices, the atoms in the wires can be rearranged by the flow of current in a process
called electromigration. A full treatment of this phenomenon may be found in
(36); briefly, electromigration causes failure through the thermally assisted motion
of electrons under the influence of an electric field. As the current flows, the wire
is heated, increasing the mobility of the atoms in the metal. The atoms move in
the direction opposite to the current, and the larger interconnects of the system
(with their lower current densities) act as heat sinks. In this manner, the material
moving out of the smaller wires does not return to its original position, and breaks
are formed in the wire, eventually resulting in failure.
The main parameters which will affect electromigration are the diffusivity of
the material that the wire is made of, the geometry of the wire, the current, the
temperature, and the microstructure of the wire. There exists a critical length,
known as the Blech length, below which electromigration does not occur. This is
thought to be due to the balance between the electron wind and the compressive
stress gradient that arises as the material builds up on the electrodes.
For devices operated in the nA current range, electromigration and Joule heat-
ing should not arise, but for larger currents and especially for very thin wires, there
is a possibility of failure.
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Chapter 3
Nanoelements
3.1 Introduction
There are countless ways to fabricate nanoscale devices, but we may split them
into two categories. Top-down techniques start with a bulk piece of material
and progressively remove and add features through lithography, etching and metal
depositions. Our nanogaps are made using top-down techniques up until the metal
gap has been created. The other category is known as bottom-up fabrication; this
approach starts with the smallest building blocks, the molecules or even the atoms,
and builds the device up. Self-assembly, or the tendency for certain molecules
or nanoparticles to form ordered structures in certain circumstances, is one of
the favoured tools of this approach. We exploit the self-assembly of thiols onto
gold surfaces and CdSe nanocrystals for our devices. The mechanisms behind the
assembly will be discussed in this chapter, as well as the physical and electronic
structure of the elements we use.
3.2 Linker Molecules
3.2.1 Overview
In order to connect nanoscale conducting elements both physically and electrically
to an outside circuit, a linking molecule is required. Thiols are ideal for this role
due to their well-documented (37; 38; 39; 40; 41) ability to self-assemble onto gold
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surfaces. For our purposes, 1,6 hexanedithiol (HDT) has been chosen to fulfil this
role due to its well-documented properties and the availability of the molecule to
the group. In the following sections, the characteristics of these molecules and
their self-assembly will be discussed.
3.2.2 Kinetics & Thermodynamics of Thiol Monolayer For-
mation
The driving force behind the self-assembly of thiols onto metals is a large interfacial
free energy between the metal and the thiol hydrocarbon solvent phase that will be
reduced by adsorption of amphiphilic species. Au is, in general, fairly inert in the
presence of many chemical species with the exception of organosulphur compounds.
Sulphur has a strong affinity of novel metals, and the S-Au interaction is semi-
covalent with a bond strength of approximately 190 kJ/mol. The assembly of these
compounds onto Au results in a film where the polar species are directed toward
the substrate and the nonpolar species are facing away. This means that most
contaminants will be weakly adsorbed, and therefore displaced by the adsorption
of thiols.
Monolayers of alkenethiols are known to form and achieve a steady-state con-
dition very quickly, but the time to form a complete monolayer by adsorption from
solution can vary widely according to the concentration of the solution. Atomic
force microscopy (AFM) studies (42) have indicated that the formation of a mono-
layer occurs by a series of steps beginning with the thiol oriented such that its
molecular axis is parallel to the Au surface. This is referred to as the low-density
or lying-down phase (Fig. 3.1a). In the early stages of this phase, presumably
before the thiols have had much time to interact with the Au, the thiols can be
moved about by the AFM tip.
As the thiols spend more time in contact with the Au they are still lying
down, but due to interactions between the thiols and Au, they become immobile
(Fig. 3.1b). When the surface is nearly saturated (Fig. 3.1c), a phase transition
occurs and the adsorbate forms a more densely packed layer in which the thiols
are ‘standing up’, with their molecular axis oriented to the surface normal. This
is called the high-density or standing-up phase (Fig 3.1d).
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Figure 3.1: Thiol self-assembly: a) thiols assembling on the substrate, but still
mobile; b) thiols lying down on the substrate and less mobile; c) as the surface
saturates, some thiols stand up; and d) all thiols standing up at surface saturation.
The initial chemical reaction taking place between the thiol head group and
the Au substrate is either
RSH + Au→ RSAu− +H+, (3.1)
or
RSH + Au→ RSAu+H ·. (3.2)
The reaction 3.1 is favoured strongly over 3.2 by enthalpic arguments(37), and
the remaining H·s are more likely to form H2 than to adsorb into the Au film,
thereby increasing the concentration of H2 in the solution. There is an entropic
penalty associated with the assembly, however. Since the total system of thiol
solution and substrate is going from less ordered (bare substrate in molecular
solution) to highly ordered (substrate covered in ordered bound molecules), there
will be a tendency for the thiols to desorb. The two most likely reactions for the
desorption process are
2RSHsolv + 2Aus ⇀↽ 2RSAus +H2, (3.3)
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and
2RSAus ⇀↽ RSSRsolv + 2Au. (3.4)
Based on enthalpic arguments (37), and since there will be H2 available from
the initial reaction, and from air unless under purged conditions, both of these
reactions should contribute to the molecular dynamics. It is estimated that 3.3
should be the dominant reaction, unless the H2 is not available. It is thus believed
that the primary reaction for SAM formation is
RSHsolv + Aus ⇀↽ RSAus +
1
2
H2. (3.5)
The tail group of the molecules can also affect the organisation of the film
due to the structural annealing of the aliphatic chains. However, interactions
between the aliphatic tail groups occur on such a vastly longer time scale than the
interactions between the head group and the substrate that they can be treated
entirely separately. Generally, thiol adsorption occurs within seconds and any
annealing of the aliphatic tail group would only occur after a period of hours or
days. This is also dependent on the concentration of the solution: the more dilute
the solution, the more unoccupied Au sites and hence more space for the tails
to rearrange to the lowest energy configuration; a very concentrated solution will
form nearly a complete monolayer very early on, leaving few empty Au sites and
little room for aliphatic chain organisation.
3.2.3 Multilayer Formation
It has been shown (43) that 1,6-hexanedithiol forms defect-free monolayers 0.69±
0.10 nm thick on Au substrates within an hour of exposure. In an oxygenated (at-
mospheric) environment, multilayer formation will occur, with observed increases
in fractional coverage 23.3, 46.7 and 76.7 hours after exposure. In Ar-purged con-
ditions, multilayer formation is not observed. This behaviour seems to indicate
that the presence of oxygen from the air forms an oxidative sulphur–sulphur bond.
The rate constants of the monolayer formation are comparable in purged and at-
mospheric conditions. However, the rate constants of the multilayer formation are
nearly 30 times lower than the first layer. This is because the bonds are S–O–S
rather than S–Au, and the bonding energies and stabilities vary for these reactions.
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The estimated molecular length of HDT is 1.09 nm, but surface plasmon res-
onance (SPR) measurements show monolayer thicknesses of 0.69 ± 0.10 nm, and
bilayer thicknesses of 0.83 ± 0.10 nm. This corresponds to a tilt angle of 39◦ in
the first layer, and either a tilt angle of 7.4◦ to plane or a layer that is parallel to
the first layer.
A recent study (41) has outlined the many ways the dithiols may assemble on
Au surfaces, and has delineated the possible assembly configurations shown in Fig.
3.2.
Figure 3.2: Possible configurations of hexane dithiol SAMs on Au(111), image
from (41).
3.3 CdSe Nanocrystals
3.3.1 Overview
CdSe is a II-VI semiconductor with a bandgap Eg = 1.74 eV at room temperature.
It has an electron affinity of approximately 4.8 eV, and an ionisation energy of
approximately 6.6 eV (44). The top of the valence band (corresponding to the
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HOMO) is considered to arise from the Se 4p orbitals, while the minimum of the
conduction band (corresponding to the LUMO) arises from the Cd 5s orbitals, all
of which are in phase (45).
Nanosized CdSe particles, known as nanocrystals, exhibit interesting proper-
ties arising from the increased ratio of surface to total atoms and the quantum
confinement due to the reduced dimensions, but still retain the periodic crystal
structure that is found in the bulk. The ratio of surface to total atoms strongly
affects the thermodynamic properties of the crystal, as the surface atoms provide
a substantial contribution to the crystal’s free energy. However, the dramatic dif-
ferences in electrical and optical properties result from the quantum size effects,
i.e. the ordered changes in the electronic levels correlating with the size of the
interior.
CdSe quantum dots have been widely studied employing many techniques,
including NMR (46; 47; 48; 49), X-ray photoelectron spectroscopy (50) as well as
electrical investigations, such as will be discussed in this thesis.
3.3.2 Structure
Nanocrystals differ from atoms or molecules and bulk crystal in that they have
only just enough atoms to be able to differentiate the interior from the exterior. As
mentioned in the previous section, this means that there are nearly as many surface
as internal atoms, which affects the thermodynamic attributes of the material. The
melting temperature is reduced in comparison to the bulk (51; 52; 53) and this
decrease shows a positive correlation with decreasing size. This phenomenon can be
explained by considering the large energy associated with the substantial fraction of
surface atoms which will be reduced by melting into the lower-energy liquid phase:
the smaller the nanocrystal, the larger the surface energy, and subsequently the
more pronounced the depression of the melting point temperature.
Nanocrystals may also undergo what is known as the solid–solid phase tran-
sition. This happens when the nanocrystal is under sufficient pressure and is
hallmarked by the abrupt transformation from one crystal structure to another,
more dense crystal structure. Semiconductors are all tetrahedrally bonded, and
CdSe favours the four-coordinate wurtzite crystal structure (see Fig. 3.3). When
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the pressure is increased to about 2.5–3 GPa, CdSe transforms to the more dense
six-coordinate rock-salt structure. With decreasing size, the pressure required to
induce the phase transition increases, with a similar scaling law as the solid–liquid
transition (melting) but with a negative correlation. Perhaps surprisingly, these
structural changes are completely reversible (54). However, if the nanocrystal is
annealed in the high-pressure phase, it can assume a relatively stable rock-salt
configuration (55).
Figure 3.3: Semicondutor crystal structures - a) Zinc-blende, b) wurtzite and c)
rock-salt.
Colloidal nanocrystals (as were used in the work for this thesis) must be capped
in order to prevent aggregation when in solution. Often, CdSe nanocrystals are
synthesised in a hot surfactant, n-trioctylphosphine oxide (TOPO), and the re-
sulting nanocrystals are capped by a monolayer of TOPO. TOPO molecules are
conically shaped and thus suited to the curvature of the surface; coverage of the
surface increases with decreasing nanocrystal radius (50). This TOPO layer en-
sures that the nanocrystals will dissolve in nonpolar solvents, in our case toluene.
A TEM image of 4.6 nm CdSe nanocrystals can be seen in Fig. 3.4.
As discussed in 3.2, the nanocrystal requires a linking molecule to be incorpo-
rated into the gap of the circuit, and our preferred linker is 1,6 hexanedithiol. The
thiol molecules displace the TOPO molecules when the nanocrystal is immersed
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in the thiol solution through the mechanisms outlined in that section. The lone
pair on the S of the thiol coordinates to the Cd site on the nanocrystal to form a
dative bond.
Figure 3.4: TEM image of 4.6 nm CdSe nanocrystals synthesised by Feng Gao of
the Optoelectronics Group at the Cavendish, image from (56).
3.3.3 Synthesis
The synthesis of CdSe nanocrystals can be carried out in a variety of ways, as
discussed in 2.2.4.
For this project, monodisperse spherical colloidal nanocrystals were synthesised
by Dr Jan Anton Koster in the Optoelectronics Group at the Cavendish using the
method outlined in (57). Briefly, this involves dissolving Se in tributylphosphine
(TBP) then adding dimethylcadmium. After further dilution with TBP, the re-
sulting solution is added to tri-n-octylphosphine oxide (TOPO) that has been
carefully heated. The average size and quality of the nanocrystals can depend
strongly on the temperature, so it is important to ensure that it has stabilised be-
fore combining the Me2Cd/Se solution with the TOPO. The solution will change
colour, indicating that the nanocrystals have been formed.
The solution is then cooled under Ar to prevent oxidation. Methanol is added
to the solid solution in the drybox, which dissolves the TOPO and precipitates the
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nanocrystals. After being filtered, the resulting powdered nanocrystals are stored
under nitrogen and can later be dispersed in toluene or pyridine. For our purposes,
the powder is then dissolved in toluene as outlined in section 7.5.
3.3.4 Electrical and Optical Properties
Nanocrystals occupy an electronic middle ground between the discrete energy levels
of atoms and the continuous energy bands of a solid. In bulk semiconducting
crystals, the Fermi level lies between the conduction and valence bands. This
makes the low-energy optical and electronic behaviour of the crystal highly size-
dependent, as the band edges play a dominant role in the conduction.
As the crystal shrinks to the Coulomb-blockade regime (see 2.4), the size effects
alter the transport energy from being invariant in the bulk to being dependent on
the presence or absence of an electron or hole. In addition to Coulomb effects, levels
in the dot are quantised due to the Heisenberg uncertainty principle, δpδx ≥ h¯/2:
as the dimensions of the crystal decrease, we know the position of any particle on
the crystal more precisely, and the momentum becomes less well-defined.
Using the treatment discussed in 2.2.1, where the single-particle wave functions
for electrons or holes in the crystal are viewed as linear combinations of atomic
orbitals which are multiplied by phase factors between the unit cells. In this model,
for a simple one-dimensional band the relation of the energy to the wavevector is
E = α+ 2β cos(ka), where α defines the centre position of the band in energy and
is the energy of the linear combination of atomic orbitals in the unit cell of the
crystal. The width of the band is given by 2β, which is proportional to the effective
mass and directly related to the strength of the nearest-neighbour coupling (45).
As mentioned for the case of CdSe, the HOMO may be viewed as arising from
the Se 4p orbitals, and the LUMO as resulting from the Cd 5s atomic orbitals,
both of which are in phase. In the valence band, the p orbitals are in phase with
the σ antibonding orbitals and thus form the maximum. In the conduction band,
the s orbitals interfere to yield a bonding level which is the minimum.
Figure 3.5, taken from (58), shows the change in the optical bandgap as the
size of the crystal decreases. These are from measurements taken by optical spec-
troscopy, but corrected to allow for the fact that the measured gap is the difference
44
3.3 CdSe Nanocrystals
between the quasi-particle gap and the electron-hole Coulomb attraction energy
rather than the actual single-particle gap (59; 60). For a 12 nm diameter nanocrys-
tal, the gap is nearly the same as the bulk bandgap of 1.74 eV, but by 4.7 nm, the
gap is 2.0 eV due to the monotonic blue shift of the HOMO–LUMO gap with the
reduction in nanocrystal dimension.
Figure 3.5: Optical band gap as a function of size for CdSe from nanocrystal to
bulk (58).
As mentioned above, as the size of the semiconductor is reduced down from
the bulk to the size of a nanocrystal, the electronic states may be viewed as su-
perpositions of the bulk states. Energy levels are thus shifted to higher values,
the oscillator strength is concentrated into only a few transitions and discrete fea-
tures appear in the spectra. However, this treatment does not factor in the effects
of correlation, and therefore is incomplete. Methods analogous to the molecular
treatments are not entirely applicable, either, as the nanocrystal is far too large to
be described by them. The size of the nanocrystal, as well as the coupling to the
leads means that the energy levels are not as discrete as in an isolated molecule.
Additionally, in CdSe, the coupling of the spin and orbital momenta in the valence
band is very strong. Once the translational symmetry is removed, the mixing of
45
3.3 CdSe Nanocrystals
the k vectors can mean that different bands mix together with the relative spacing
of the levels influenced by the shape and symmetry of the nanocrystal. Addition-
ally, surface states have not been included in this picture, in spite of the evidence
that they can mix with interior levels to a non-trivial degree (61; 62).
Improvements in sample production methods have shown changes in the optical
absorption spectrum measurements, with the discretisation of the results increas-
ing as the size distribution within the sample decreases. As the energy of transition
is so strongly dependent on size, the variations in sizes within the sample act as a
form of broadening, and smear out finer structure in the measurements.
Many techniques have been employed to measure the average homogeneous
spectra of nanocrystals including: hole burning (63), luminescence line narrowing
(61) and photoluminescence excitation (61; 63). Three-pulse photon echo experi-
ments (64; 65) can provide a direct measure of the average homogeneous line width.
These experiments consist of creating a spatial grating via the interference of two
pulses in the sample. In high quality CdSe samples, a single mode is observed at
210 cm−1 using both the photon echo and Raman methods (65).
Coupling to the ionic lattice is still substantial even in very small CdSe nanocrys-
tals. This goes against the prediction of simple models (66) and suggests that
other effects, such as the presence of polar crystallographic faces, may be working
to separate the optically generated electron–hole pair (67).
The reduced size disrupts the translational symmetry in the crystal, but does
not change local bonding geometry. The largest effect of quantum confinement is
the change to the density of states for the rate of photon absorption and emission
due to the superposition of the bulk energy levels. This enhances the density
of states at some energy levels with corresponding reductions at others, but the
matrix elements which apply within the unit cell remain largely unchanged. This
has been seen in an experiment in which the absorption spectra of direct-gap CdSe
nanocrystals in the wurtzite phase were compared with those of identically-sized
CdSe nanocrystals in the rock-salt configuration (68).
The ratio between the radiative rates remain unchanged, and for the rock-salt
configuration (which behaves as an ‘indirect-gap’ semiconductor), this is always a
factor of 100 or more weaker than the ‘direct-gap’ wurtzite structure. This shows
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that the changes in the spectra arise from changes in the density of states rather
than changes in the matrix elements for absorption.
In the case of the direct-gap CdSe, the transitions are primarily electronic with
weak vibrational sidebands. The spectrum is fairly sparse due to the electronic
dipole selection rule, which allows only a small number of transitions between the
initial and final states. There are a comparatively large number for the indirect
case, where every pairing of initial and final states is weakly allowed if accompanied
by the appropriate vibration.
Though the origin of luminescence in nanocrystals remains the subject of some
debate, narrow band (15–20 nm) size-tunable luminescence with efficiencies of
order 10% has been seen at RT from semiconductor samples. Whether this arises
from partially-trapped surface carriers (61) or from low-lying ‘dark’ states of the
nanocrystal interior (69) is arguable. The dark state model boasts an accurate
prediction that the magnitude of the exchange splitting goes as r−3, thus clarifying
the cause for the shift between the absorbing and emitting state as the size is
reduced. In any case, a clear delineation between internal and external states is
somewhat artificial for nanocrystals as a sizeable amount of mixing is expected
between the states. In fact, electric field modulation of luminescence yields signals
a factor of 100 larger than the modulation of absorption, which indicates that the
emitting state is not as well confined spatially.
CdSe LEDS (70; 71) have shown that, independent of the origin of the lu-
minescence, semiconductor nanocrystals can be investigated electronically, rather
than purely optically. We also hope to probe the nature of these nanocrystals
electronically, as will be discussed in 7.6.
3.4 Conducting Molecules
3.4.1 Overview
The use of molecules as conducting units in electrical circuits is desirable because
molecules can be tailored to have the desired electronic characteristics for many
applications. The study of conduction through molecules has been achieved in
several ways, many of which were discussed in 1.2.
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3.4.2 Structure and Synthesis
The structure of the molecules will vary according to the desired application, with
one of the major factors being the symmetry of the molecule. The molecules that
were available to us were synthesised by Professor Paul Raithby at the University
of Bath. The crystals are stored in powder form and were capped with thiol-acetate
end groups. To prepare for self-assembly, the crystals are dissolved in acetonitrile
with added sodium carbonate to decap the thiol acetates and form thiol end groups
that will assemble onto the gold surface.
The molecules can be seen in Fig. 3.6. The three-ring molecule was intended
to approximate the system in (28) so that a comparison between the results could
be made. Our molecule differed by having only nitro side groups. The five-ring
molecule is a symmetrical conjugated system, with long alkane groups to increase
the solubility. This molecule was intended as a simple wire to test the devices.
AcS
NO2
SAc
SAcAcS
C   H
12 25
C   H
12 25
Figure 3.6: Molecules synthesised by Professor Paul Raithby: Three-ring system
with nitro side group (top), and a simple five-ring wire (bottom).
3.4.3 Electronic Properties
Electrons must be able to flow easily through a molecule if it is going to act as
a wire. Because electrons move from higher- to lower-energy levels, the molecule
should have an empty low-energy orbital spanning its length. A pi-conjugated
system would then be ideal, as pi*-orbitals are typically empty (since they are
filled after the bonding orbitals) and low-energy. The case is reversed for hole
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conduction, where a filled orbital is preferable. One particular system that has
this characteristic and has been studied extensively is that of a benzene-1, 4-
dithiol molecule adsorbed onto gold leads. This consists of a benzene ring situated
between two thiols (S-). When benzene-1, 4-dithiol reacts with gold, it has been
shown that it loses two H ions to become benzene dithiolate (72). The molecule
has pi bonding and pi* antibonding orbitals formed by the carbon and sulphur p
orbitals perpendicular to the ring and σ bonds due to the in-plane orbitals of the
atoms (73).
In this system, the isolated molecule has a discrete set of energy levels, with
a highest-occupied (HOMO) and a lowest-unoccupied (LUMO) molecular orbital,
separated by a HOMO–LUMO gap (HLG). If the molecule is connected to metallic
leads, two changes occur: (i) the discrete molecular levels broaden into a quasi-
continuum DOS due to the hybridisation with the metal wavefunction and (ii) the
difference in work functions between the molecule and the metal causes charge
transfer and band alignment between the two materials (74). The molecule and
metal contact equilibrate with an overall electrochemical potential set by the metal
Fermi energy EF, typically lying in the HLG. If a bias is applied, the molecule
is driven strongly out of equilibrium because it attempts to equilibrate to both
contacts with bias-separated electrochemical potentials µ1,2. At low bias, these
remain in the HLG and there is no conduction through the wire, and charge builds
up in the metal. At large enough bias, µ1 or µ2 can cross a molecular level EMol
and that level is filled by one contact and emptied by the other (Fig. 3.7), and
therefore current flows. The same is true for opposite bias when crossed by the
other potential. Thus for a spatially symmetric molecule, the total conductance,
i.e. HOMO-LUMO, gap will be given by ' 4(EF - EMol)(74).
Experimental (6) and calculated (73) I-V curves for a molecular wire attached
to gold leads are shown in Fig. 3.8. The initial rise in conductance represents
basically ohmic behaviour. The σ and pi bonding states lie several eV below EF, so
bias must be augmented considerably to produce non-linear behaviour. The peak
and valley are due to resonant tunnelling through the pi* antibonding states. The
DOS of the benzene-1, 4-dithiol molecule is shown in Fig. 3.9. for three different
voltages, and they define the energy window between the left and right quasi-Fermi
levels, and only states within this window contribute to transport (75). One can see
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Figure 3.7: Onset of conduction in a molecular wire is given by the voltage where
either of the contact chemical potentials µ1,2 crosses the nearest molecular level,
HOMO in this case; figure from (74).
that at small voltages the DOS is virtually non-existent. When the DOS increases
at 2.4 V due to the inclusion of the pi* states, we see the initial rise, and then
another rise at 4.4 V when the pi states of the molecule are included. Differences
in the calculated and experimental results can be attributed to limitations of the
local density approximation (76), and the smoothing of the experimental curve
compared to the calculated curve is thought to be due to interaction between the
electron and vibrational modes.
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Figure 3.8: Top) experimental I-V characteristics of a benzene-1, 4-dithiolate
molecule measured by Reed, et al. (6); Bottom) conductance of the molecule
as a function of the external bias applied to the metallic contacts, figure from
(73).
Figure 3.9: Difference between the density of states of the two semi-infinite elec-
trodes with and without the benzene-1,4-dithiolate molecule in between, for three
different voltages. The left Fermi level (EFL) has been chosen as the zero of energy.
The labels EFR correspond to the energy position of the right Fermi levels. The
three curves correspond to the bias voltages indicated. Figure taken from (76).
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Chapter 4
Shadow Evaporation
4.1 Introduction
As mentioned earlier in this thesis, standard lithographic techniques do not have
the resolution to create metallised gaps small enough to allow the nanoscale objects
we would like to study to span them. This means that we can use e-beam and
photo-lithography up to a point, but to create the final tiny gap, we must employ
some sort of non-standard technique. The technique used for these experiments
is shadow-evaporation, which exploits the directional nature of vapour deposition.
A gap is created when metal is evaporated onto a step-profile at an angle, leaving
a shadow region where nanoscale conductors can be incorporated. The process
outlined in the following sections was developed by Dr Siong Ngiap Chin, and
comprises the work of his PhD thesis (77) with the help of Dr Liang Feng Sun,
and is given in step-by-step detail in Appendix B. I assisted in the processing and
measurement of these devices while Drs Chin and Sun were at the Cavendish.
4.2 Shadow-Evaporation Fabrication Technique
4.2.1 The Wafers
The wafers used were highly boron-doped p-type Si (resistivity < 0.01 Ωcm) with
a patterned surface oxide layer. These wafers were produced at the University of
Chalmers. In the region near where the devices will be patterned, the oxide layer
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is very thin (20–25 nm) and active. Where the bonding pads will be deposited, the
patterned oxide layer is much thicker (500 nm) to guard against shorting between
the bonding pads and the substrate.
4.2.2 The Masks
As with the selective-etch process, a combination of photolithography and e-beam
lithography is used to pattern features. The first steps are done using photolithog-
raphy, and the maskset used is called the TWIN mask. The maskset consists of
just two metal layers: a thin layer that functions as a shadow mask, and a thicker
layer for use as bonding pads. This maskset creates a 3 × 3 array of 3 × 3 mm2
chips, each chip comprising 18 devices (see Fig. 4.1).
Figure 4.1: Shadow Evaporation Mask (TWIN): the thick metal interconnects and
bonding pads are shown in red and the thin metal interconnects in blue.
4.2.3 Optical Lithography
Photolithography is used to pattern the first two metal layers. The process used
here differs from that described in 5.1.3 by implementing a double-layer photoresist
and PMMA technique to ensure an undercut, rather than chlorobenzene. For the
thin metal layer, the PMMA is spun on and baked, followed by spincoating the
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sample with PR. The photoresist is then aligned to the first layer mask, exposed
and developed. The whole sample is then placed in an UV-ozone cleaner (Jelight
Company model 42-220) that exposes the PMMA with deep ultraviolet (DUV)
light in the areas where the PR has been removed. The PMMA is developed
to remove the exposed PMMA, and then rinsed in isopropyl alcohol (IPA). The
sample is ashed for 45 s to remove any resist residue, and the first layer of metal
consisting of 5 nm NiCr followed by 15 nm Au is deposited by thermal evaporation.
After lift-off, the sample is ready for the thick metal photolithography.
The photolithography for the thick metal layer is similar to that of the thin
layer, but a second layer of PMMA is spun onto the sample and baked before the
PR to increase the total thickness of the PMMA layer. This is to ensure a smooth
lift-off for the thicker layer of metal. After exposure and development, the sample
is again ashed for 45 s, then 20 nm of NiCr followed by 130 nm Au are evaporated
onto the sample and subsequently lifted off.
The sample is cleaved into individual chips, which are then adhered into chip
packages using silver epoxy. The sample is dipped in BHF solution for 5 s. The
BHF etches away some of the surface oxide, which removes stray metal grains that
might also rest on top of the oxide, giving a straighter edge to the thin metal layer.
If the metal grains were to remain on the surface, they might bridge the metal gap.
After this brief etch, electrical contact between the chip and the chip package is
made by Au ball-bonding. The chip may now have the final metal layer patterned
by e-beam lithography.
4.2.4 Electron-Beam Lithography
A layer of neat A5 PMMA is spincoated onto the bonded chip, then ovenbaked
at 150 ◦C for an hour. The sample is patterned using the S800 SEM (as will be
discussed in 5.1.5) and the Lith program to expose a thin line between the two
segments of the first metal layer. This pattern is developed in fast fine feature
(FFF) developer, and rinsed in IPA. During the patterning, a series of boxes
called a dosebox are exposed at different intensities on a region of the chip that
is away from the main pattern, and this can be used to check the development
of the patterned lines in an optical microscope (which may not be able to resolve
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the fine-patterned lines) (see Fig. 4.2). If development is satisfactory, the chip
may now have the final metal layer deposited. If the sample is underdeveloped, it
may be re-immersed in the developing solution for short intervals until it is fully
developed.
Figure 4.2: Development of ‘dosebox’ pattern after 3 seconds (left) and 5 seconds
(right)
4.2.5 Gap-Wire Metallisation
The packaged chip is covered with an adhesive foil mask so that only the e-beam
patterned region is open to metal deposition. The chip is secured into a purpose-
built sample holder that holds it at a specific angle during an evaporation. The
gap is formed because the thin layer of metal now acts as a barrier to directional
metal deposition when the chip is at an angle (see Fig. 4.4), and leaves a region
where no metal is deposited, known as the shadow region. A micrograph of the
gap region of the device can be seen in Fig. 4.3.
The gap size can be adjusted by changing the angle of deposition or the amount
of metal deposited. Evaporations were performed with the sample 25◦ to the hori-
zontal and consist of 5.0 nm NiCr followed by 15.0 nm Au. After the evaporation,
the metal is lifted-off in acetone. The gaps are then cleaned in oxygen plasma for
60 s to prepare the chip for the assembly of conducting elements.
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Figure 4.3: Scanning electron micrograph of a nanogap created by shadow evapo-
ration. Image from (78).
Figure 4.4: Schematic of the shadow-evaporation technique.
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4.3 Nanocrystal Assembly
Linker molecules must be assembled into the metal gaps before nanocrystals may
be incorporated into the device. Each chip is placed in a solution of 6 mmol·l−1
1,6-hexanedithiol in IPA at RT for approximately 12 hours to produce a monolayer
of linker molecules on the metal surface. After linker assembly, the chip is rinsed
in IPA and dried with N2.
The chip is now placed in the CdSe nanocrystal solution for approximately 24
hours to allow the nanocrystals to assemble onto the dithiol linkers. The synthesis
of the CdSe nanocrystals is outlined in 3.3.3 and the nanocrystals have a nominal
size of 4.2 nm with a standard deviation of about 10%. If the metallised gap plus
the incorporated linker molecules have created a gulf of appropriate size, the CdSe
nanocrystal will span the gap and electrical measurements can be taken.
4.4 Electrical Measurements
Electrical measurements on the shadow evaporated chips are performed as outlined
in (77). Briefly, the packaged chip is inserted into a probe fitted with a chip socket
which allows measurements at room temperature, and it can also be dipped into a
dewar of cryogenic liquid or cryostat to take low-temperature measurements. The
other end of the probe connects to a purpose-built switch box. The switch box
allows us to select a ‘float’ or ‘ground’ option for each device on the chip as well as
connecting it through to the source-measurement unit (SMU) and then a channel
scanner. The scanner allows us to address each device individually and keep track
of which device is being measured, although it is not possible to ground the other
devices automatically. Finally, an Acorn computer is used to control the applied
voltage and to record the measurements taken using a program developed by Dr
Chris Ford entitled CryoMeas. The equipment and process for making electrical
measurements will be discussed in more detail in 7.2.
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The I-V characteristics of the nanocrystals were taken from the collected data,
and the conductance dI/dV was calculated and plotted. The results published in
(78) are shown below (Fig. 4.5).
Figure 4.5: I-V and conductance of 4.2nm CdSe nanocrystals from (78).
An extensive analysis of these results can be found in (78), but a brief summary
will provide comparison to results in 7.6. To begin with, the bias is swept from
0.0 V to 1.0 V, then through 0.0 V to −1.0 V then back to 0.0 V. As can be seen in
4.5, there is little response to the applied voltage until about 0.12 V when a step
appears in the current. This is close to the expected value of the electrochemical
potential of the nanocrystal quantum system, and may be the result of tunnelling
occurring between the contacts and nanocrystal. With increasing bias, a peak
should occur each time the electrochemical potential of the contacts lines up with
subsequent electrochemical potentials in the nanocrystal for adding or removing
an electron. The results are convincingly symmetrical in the first device about
zero bias.
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The conductance (dI/dV ) traces show these levels even more clearly. A second
device, fabricated in different processing batch but using the same nanocrystals,
gave results with good peak agreement, see Fig 4.5.
These results fall in the same range as STM measurements by Bakkers, et
al. (60) of similarly-sized nanocrystals of the same type, with allowances made
for the different geometries (and hence capacitances) of the two systems. Our
measurements give peak spacings of 0.19, 0.28 and 0.19 V (±0.2 V) between the
first three main peaks, compared to Bakkers’ spacings of roughly 0.29, 0.23, and
0.17 V in shell-tunnelling mode and 0.15, 0.23 and 0.15 V in shell-filling mode. This
adds further credence to the interpretation of the traces as conductance through
the nanocrystal system. The peak spacings are different due to the difference in
the work function and the
Though the shadow-evaporation method was starting to give some promising
results, the development of the selective-etch technique was favoured for this thesis.
The primary reason for this was the degree of precision with which the gap can
be selectively etched when the sacrificial layer has been MBE-grown. Knowing
the exact dimension of the gap in the semiconducting material that serves as a
conformal template for the metal gap removes a level of uncertainty from the
process, which is very sensitive to even tiny dimensional differences.
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Selective-Etch Fabrication
Technique
5.1 Selective-Etch Fabrication Technique
The fabrication of these devices posed many challenges and saw many permuta-
tions. The evolution of the process will be discussed in detail in Chapter 6, but this
chapter will provide the steps of the final optimised process for quick reference.
5.1.1 The Wafers
The selective-etch technique is based on the exploitation of the varied etch rates of
different semiconductor materials. The basic premise is that one type of material
is etched by a particular etchant and is sandwiched between another material that
is resistant to that etchant. In our case, the etchant is a buffered hydrofluoric acid
(BHF) solution (Merck Ammonium Fluoride Etchant 87.5–12.5) which selectively
etches out an AlAs layer without destroying the GaAs grown above and below it
(see Fig. 5.8a).
The wafer is grown by MBE, and thus the thickness of the sacrificial AlAs
layer can be grown with atomic precision. Wafers intended for electrical devices
were grown with a 500 nm layer of undoped GaAs, followed by an AlAs layer of a
specified thickness between 4 and 25 nm, and then topped by a layer of undoped
GaAs between 200 and 500 nm thick. Undoped GaAs was chosen as the top and
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Figure 5.1: The stacked and varied GaAs/AlAs heterostructure.
bottom layer to reduce the chance of current leakage through the semiconducting
layers.
Other wafers were grown to use for SEM imaging exclusively, and these con-
sist of a GaAs layer, followed by alternating layers of AlAs and GaAs with the
AlAs layer increasing in size incrementally as the wafer is grown, see Fig. 5.1.
This results in a range of thicknesses in the etched gaps on one sample so visual
comparisons can be made between metallisations for gaps of different sizes.
To begin processing, the wafer must be cleaved into a smaller, manageable size.
For electrical devices, this size is 10× 12 mm2. In the case where samples will be
imaged only, the dimensions of the sample are dependent on how the sample will
be imaged, as some SEMs only accommodate samples under a certain size. After
cleaving, the sample is cleaned by immersing in acetone and placing in an ultrasonic
bath for ∼3 minutes, then repeating the agitation using IPA. The sample is then
blown dry with nitrogen gas (N2) and baked for ∼1 minute at 90◦C to evaporate
any residual solvent.
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5.1.2 The Masks
A combination of photolithography and electron-beam lithography is used to pat-
tern features for the devices. The first steps use photolithography, and the maskset
used is ‘SelEtchMask’. The maskset consists of six layers: a mesa etch, two metal
layers, an optional hydrofluoric acid (HF) etch window, and ohmic-pit etch, and
an ohmic-contact layer. This maskset creates a 3 × 4 array of 2.25 × 2.25 mm2
chips comprising 18 devices each, along with a common metal lead, bonding pads
and two ohmic contacts for gating the devices, see Fig. 5.2.
Figure 5.2: SelEtchMask: Layer 1 (red) - etched mesa, Layer 2 (cyan) - optional
etch window, Layer 3 (green) - thin metal layer, Layer 4 (maroon) - bonding pads.
The magenta layer is the ohmic etch pit, and the yellow layer is the ohmic pads.
5.1.3 Optical Lithography
Optical lithography (also known as photolithography) is an established technique
in semiconductor processing. A sample is spincoated in photoresist (PR), which is
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a polymer in solution. There are two types of PR, negative and positive. When ex-
posed to ultraviolet (UV) light, the polymer chains in negative photoresist become
cross-linked, and thus not susceptible to being dissolved by a developing solution.
Positive resist behaves in a different manner, and when it is exposed to UV light
the polymer chains are broken, and thus the area exposed will be removed by a
developing solution.
The processing for this project uses positive PR (Shipleys 1805 or 1813, de-
pending on the layer) which is patterned using physical masks to block or allow
the transmission of UV light onto the PR-coated sample. Thus, the unexposed
resist remains on the surface of the sample and is used to protect it from an etch,
or in the case of metallisation, allow the metal to adhere to the sample only in
the regions where the exposed PR has been removed. After the sample has been
exposed to UV light, it is placed in chlorobenzene (CB), which hardens the upper-
most surface of the resist making it less susceptible to the developer. When the
sample is then placed in the developing solution, the unhardened resist is dissolved
faster than the hardened resist, creating an overhang profile in the remaining re-
sist. This undercut helps to ensure that the deposited metal is not continuous over
the resist edge, thereby allowing a clean break in the metal when the unwanted
metal is removed.
The optical lithography process begins by patterning the resist for use as an
etch barrier to create the mesa. The sample is then etched to the desired depth by
reactive-ion etching (RIE) using SiCl4 at an RF power of 20–25 W and a pressure
of 10 mTorr. The etch depth is checked using the Dektak, and if it is deep enough,
the sample is immersed in acetone to remove the resist mask. If the etch is too
shallow, the sample can be returned to the RIE and etched further using the same
specifications.
RIE was chosen above wet chemical etching for the smooth and steep (usually
nearly normal to the chip’s surface) mesa edge profile. Some tests were performed
with wet etches to ascertain whether it might be possible to etch the mesa and
the nanogap contemporaneously, but the mesa edge profile suffered too much, as
discussed in 6.3.1
If the sample is intended for electrical measurements, the mask used for pat-
terning the mesa is layer 1 (MESA) of the SelEtchMask maskset (See Fig. 5.8b).
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In the case where the sample will be used solely for imaging purposes, a different
mask is used. Because the samples are viewed at an angle (nearly vertical), the
depth of field is greatly reduced compared to that of an horizontal sample and can
make the position of a mesa relative to the sample’s edge an important factor in
the quality of the micrograph. So, in this case, the mesa layer is patterned us-
ing QCL#1 maskset which exposes several strips of resist and allows multiple long
mesas to be etched parallel to the sample edge, thereby increasing the chances that
at least one of the mesas will be in a favourable position to be imaged successfully.
After the mesa has been etched, most of the subsequent lithographic steps are
for metal deposition. In the simplest case, that of the sample only being used for
imaging, there is only one metallisation. The AlAs layer is etched as described
in 5.1.4, and then the same layer of the QCL#1 maskset that was used to pattern
the mesa is used again, but turned 90◦ in order to create metal lines that run
perpendicular to the mesas. When the sample is imaged in the SEM, a distinct
boundary can be seen between where the metal has been deposited and where there
is no metal so a clear comparison can be made between the bare semiconductor and
the metallised strip. This is the analogous step to the final gap-wire metallisation
in the electrical device process, the details of which will be discussed in 5.1.5.
If a sample will be electrically characterised, there will be three metal layers
deposited. The first metal layer patterned by optical lithography is layer 3 (THIN-
MET) on the SelEtchMask maskset, and is the thinnest of the two optical metals.
A 5 nm film of NiCr is deposited by thermal evaporation, followed by a 15 nm
film of Au (see Figure 5.8c). The NiCr is used to encourage the Au to adhere to
the sample and facilitates breaking of the metal during removal. After the metals
have been deposited, the sample is placed in acetone, which dissolves the resist
off of the sample, removing any metal that was deposited on top of the resist, but
leaving the metal on the exposed areas of the sample. The process is known as
‘lifting off’ the metal. The sample is cleaned as described in 5.1.1.
The next layer patterned is layer 4 (THICKMET) of the maskset, in much the
same way as as the first metal layer, but the film deposited is substantially thicker
(20–30 nm NiCr followed by 80–120 nm Au, see Figure 5.8d). The reasoning
behind having two metal layers of differing thicknesses is that the bonding pads
must be thick enough (≥ 80 nm) to withstand Au ball bonding, but because the
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final gap-wire metallisation is ≤10 nm thick, an intermediary layer ensures that
the last metallisation does not suffer from undesired discontinuities created by
shadowing from the thick bonding pads, or from not having sufficient metal to
climb the full height of the bonding pad. After evaporation the metal is lifted off,
and then the sample is cleaned as before.
The exposure and development times for this process were optimised over a
number a samples. Originally, a double-layer PMMA process was used as with the
shadow-evaporated samples (see 4.2.3), but as the features on the SelEtchMask
maskset require finer alignment to previous layers than the TWIN maskset, this
method was abandoned in favour of photolithography solely using PR. This will
be discussed further in 6.2.
5.1.4 Etching the Gap
After the mesa has been etched and, in the case of samples to be used for electrical
measurements, all optical metals have been lifted off, the gap in the semiconductor
must be created. The sample is immersed in a buffered hydrofluoric acid (BHF)
solution) for 1.0–2.5 minutes, then rinsed in deionised (DI) H2O, and dried with
N2. This etches out the AlAs layer whilst leaving the GaAs virtually unchanged,
thus creating a groove in the side of the mesa to which the gap-wire metal will
conform, creating a metal gap (see Fig. 5.8e).
There is another optional photolithography step that may performed before the
sample is subjected to the BHF etch, which creates a window on only one side of
the mesa fingers andprotects the opposite side from the BHF etch. This step uses
mask layer 2 of the maskset. The purpose of this step is to only create a gap on
one side of each mesa finger, the benefits of which will be discussed in 5.1.6. This
step is not usually performed, but if it is, the resist must be removed by soaking
the sample in acetone, and then cleaned as described in 5.1.1. Once the gap has
been opened, it is vulnerable to contamination and it is best to move on to the
next processing step as swiftly as possible.
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5.1.5 Electron-Beam Lithography
Electron-beam (or e-beam) lithography operates on the same principles as optical
lithography, but instead of using visible light to expose the resist, a focused beam
of electrons is used. The de Broglie wavelength of an electron is about 1,000
times shorter than that of a photon, and thus a much higher resolution can be
achieved with e-beam lithography than photolithography. Specifically, where deep
ultraviolet (DUV) photolithography can achieve feature sizes of 50 nm at its very
best, the Leica e-beam machine we use to pattern devices should be able to pattern
features of 3 nm. The resolution of e-beam lithography is limited by factors such
as beam aberration and backscattering in the resist. For our purposes, e-beam
resolution is a necessity, as we must have very thin lines (certainly less than 50 nm)
patterned as gap wires to minimise the chances of shorts across the gap.
For this project, two different methods were used in order to pattern chips by
e-beam lithography. In the first, an Hitachi S800 SEM had been modified to write
the pattern on the chip. A program called Lith, written by Dr Chris Ford, was
used to translate text files into commands that the SEM would follow to draw
the pattern into the PMMA. The other method used a dedicated Leica e-beam
machine that draws patterns from specifically designed CAD files, as in Fig. 5.4.
The pattern drawn has evolved somewhat since its inception (as will be de-
scribed further in 6.5), as originally all the wires were the same width. To optimise
the wires when using the S800 SEM to pattern, a range of doses was employed
across the chip, and the best exposure was determined from these experiments.
A thin line, identical to the wire, but not connected to the circuit, was added
to check in the SEM after the sample had been electrically studied to examine
the difference (if any) between a wire that had current through it and one that
had not. Finally, a thicker line was added to each device to be able to study the
behaviour of the metal at the gap edge more closely, as wider wires are easier
to image. With the use of the Leica e-beam machine, and the promise of better
resolution, a range of wires from 10 nm to 40 nm could be patterned. Later, to
ensure that the characteristics of the gaps were not due to their location on the
sample rather than the width of the wire, wires of different widths (10, 20, 30 and
40 nm) were arranged ‘randomly’ across the chip.
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5.1.5.1 Hitachi S800
The preparation of the sample for e-beam lithography varies according to which
method is used. When using the S800, samples are cleaved into individual chips,
then adhered into chip packages using silver epoxy. The chip packages had been
prepared by adhering scrap wafer into the centre using silver epoxy to ensure that
the chip surface clears the top of the package.
Once the epoxy has cured for 60 minutes at 150◦C in the oven, the chip is
electrically connected to the chip package by using a Kulicke and Soffa Au ball
bonder. The chip is bonded up before the final metallisation to minimise the risk
of destroying the gaps with static charge. After bonding, it is spincoated with
Neat A5 PMMA (600k molecular weight) at 8000 rpm for 50 s, then baked in an
150 ◦C oven for an hour. The packaged chip is then loaded into the SEM, and
after setting the current to ∼40 nA and optimising the focus and astigmation, the
pattern file is run using the Lith program and the gap-wires are drawn into the
PMMA.
When all the devices have been patterned, the chip is removed from the S800
and developed for 3–8 seconds (depending on the ambient temperature) in FFF
developer (5:1:15 solution of MIBK:MEK:IPA), then rinsed in IPA. After checking
the development is satisfactory using an optical microscope, the chip is dipped in a
1:4 HCl (37% Fuming HCl):DI H2O solution for 15 s to remove any oxide that may
have formed on the exposed surface of the chip, which also removes any impurities
on top of the oxide and ensures better metal adhesion. It is then rinsed in DI H2O,
and dried with N2. The chip is now ready for the gap-wire metallisation.
5.1.5.2 Leica Dedicated E-beam Machine
If the Leica e-beam machine is used for patterning, the sample is cleaned as in
5.1.1, then oven-baked at 150◦C for an hour. The preparation for the e-beam
lithography underwent quite a few changes in the course of the project in order to
optimise the resolution of the wires and the subsequent metallisation.
Originally, the entire sample was spincoated with neat A4 PMMA (950k molec-
ular weight) at 7000 rpm for 60 seconds, then baked in an 150◦C oven for 1 hour.
When an extra vertical evaporation was added to the metallisation step (see 5.1.6),
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Figure 5.3: The purpose-built evaporator lid used for that allows for angle selection
after pump down and LN2 cooling of the sample stage. The temperature of the
stage may be monitored using the multimeter connection to a NiCr–Constantan
thermocouple.
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some difficulties arose with metal adhesion. This was thought to be due to the
sidewall of the PMMA layer being coated by metal, and the metal being continuous
across the interface between the PMMA and the chip’s surface.
To remedy this, a double-layer PMMA process was used. In this process, a layer
of lower molecular weight PMMA is spun on and baked at 150◦C for 5 minutes,
then a layer of higher molecular weight PMMA is spun on and the sample is baked
for 60 minutes at 150◦C. The principle here is that, after the PMMA is exposed, the
lower molecular weight PMMA will develop faster than the high molecular weight
PMMA, creating an overhang profile analogous to the CB step discussed in 5.1.3.
This method was also unsuitable, as metal adhesion was still not satisfactory.
It was subsequently found that the problems with metal adhesion were due to
the temperature at which the samples were bonded, which had been 120◦C. The
temperature at which PMMA flows is around 120◦C (79), therefore we lowered
the bonding temperature to 90◦ C, and the metal then adhered to the substrate.
Since the problem was with the bonding temperature, and not with the PMMA
thickness, the single layer process using A4 PMMA (950k molecular weight) was
favoured for its simplicity and shorter processing time.
After the PMMA is baked, the samples are given to Dr David Anderson (for-
merly of the SP group) to be patterned using the Leica e-beam machine. The
pattern drawn can be seen in Fig. 5.4. This draws the gap-wires, but also exposes
the bonding pads so that once developed, the device can be electrically bonded
into a chip package. The exposed sample is cleaved into individual chips, taking
care to avoid damaging the PMMA on the surface. The chips are adhered using
Araldite epoxy-resin into chip packages that prepared for this purpose by hav-
ing scrap wafer epoxied into them. The Araldite is cured at room temperature
overnight. After the epoxy has cured, the sample is developed in FFF developer
(∼12 s; or for double layer PMMA, ∼14 s), then rinsed in IPA. The chip is dipped
in a 20% HCl solution (as with the S800 process) to clean the exposed surfaces,
then bonded by Au ball-bonding to the chip package. The chip is now ready to be
metallised.
69
5.1 Selective-Etch Fabrication Technique
C1
B1
A1
L2K2J2H2F2
E2
D2
C2
B2
A2 L1 K1 J1 H1 F1
E1
D1
Figure 5.4: The e-beam pattern used to draw the nanogap wires and expose the
bonding pads. The letter number combinations in black identify the channels and
are not part of the pattern.
5.1.6 Gap-Wire Metallisation
The final metallisation forms the metal gap that will be used to contact the na-
noelements for electrical conduction. This is the most important and complicated
step of the fabrication process. The packaged chip is covered with an adhesive foil
mask so that only the region of the chip where the devices have been patterned
can be metallised, and the rest of the chip and chip package will be protected from
metal deposition. It is then loaded into BOC Edwards diffusion-pumped Auto 306
evaporator, using a glass cylinder in place of a bell jar with a purpose-built lid
(see Fig. 5.3) that allows the sample stage to be rotated through the axis parallel
to metal flow using a dial on the top of the lid. The angle must be set to 0◦ when
the sample stage is horizontal before every evaporation to ensure accurate angle
selection.
The lid was later modified to include a liquid nitrogen (LN2) cooling system
and a NiCr-Constantan thermocouple. The motivation behind cooling the samples
during the evaporation arose when samples that had been evaporated without
cooling (referred to as room-temperature (RT) evaporations) exhibited pooling in
the deposited gap-wire metallisation (see Fig. 5.5).
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Metal
Pooling
Figure 5.5: Micrograph exhibiting metal pooling.
When thin films are deposited at low temperature (77 K), they exhibit certain
attributes in comparison to their room-temperature counterparts. Two impor-
tant characteristics are: the low-temperature film becomes continuous at a lower
thickness than the room-temperature film, and the room-temperature film always
becomes a better conductor than the low-temperature film at some point when
the thickness is increased. The difference between the two films is explained in
terms of the mobility of the adatom; when a substrate is cryogenically cooled, the
adatoms tend to stay close to where they land but at room temperature, they
are more likely to diffuse across the substrate or to re-evaporate. The higher the
temperature, the more likely the metal clusters will flow to the point of exhibiting
liquid-like behaviour, coalescing and leaving voids on the substrate.
On the other hand, because at low temperatures the lower kinetic energy of
the adatom makes them less likely to arrange themselves in regular lattices, the
films deposited tend to have defects that make them poorer conductors than their
room-temperature counterparts at higher thicknesses (80).
The amount of kinetic energy in the adatom similarly affects the grain size
of the deposited metal. For Au on Si for a given film thickness the grain size
tends to increase with increasing evaporation rate (81). A lower evaporation rate
is analogous to a cooled evaporation, as they both reduce the adatoms’ kinetic
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Figure 5.6: NiCr/Au Films Deposited at Different Temperatures: Micrographs
of films composed of 3.0 nm NiCr and 5.0 nm Au. 5.6(a) shows the film that
was deposited at room temperature at low magnification and 5.6(b) is the same
sample at higher magnification. 5.6(c) shows the film that was deposited using the
liquid-nitrogen cooling system at low magnification, 5.6(d) is the same sample at
a higher magnification.
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energy. Thus for an already low evaporation rate, grain size should be further
reduced by cooling the sample stage.
This is an important consideration for the gap-wire metallisation since the size
of the etched gap is on the order of a few metal grains. The larger the grain size,
the more likely it will be that a grain could span the gap and render it useless.
Deposition dynamics and grain size are discussed in greater detail in 2.6. The
difference between the deposition of the metal in cooled and room-temperature
evaporations for a thin film composed of 3.0 nm NiCr and 5.0 nm Au can be seen
in Fig. 5.6. After the implementation of the LN2 cooling system, there was no
more evidence of pooling. However, after examining several films using SEMs, it
was decided that the quality of the film suffered enough to abandon the cooling
process. The cooled films tended to be too discontinuous to be reliable, and also
lifted off poorly.
After the sample is loaded, the chamber is evacuated to a pressure < 10−5 mbar.
At this point, all metals to be evaporated are outgassed, and if cooled evaporation
is desired, the LN2 is added to the reservoir on the lid. It is important that the
LN2 is added after the metals are outgassed and the chamber pressure is relatively
low to avoid contamination condensing on the surface of the cooled chip. The
sample stage is cooled for at least an hour as the chamber is pumping down. This
cools the stage to about 140 K, and more time will not bring the temperature
much further down. The temperature of the sample stage can be checked using
a multimeter to read the voltage through an electrical feedthrough connected to
a NiCr-Constantan thermocouple fitted to the sample stage. The voltage reading
(in mV) is then converted to a temperature (in K) reading using the following
equation, obtained from calibrations:
T (V ) = (V − 8.00)/(−0.03). (5.1)
Once the temperature of the sample stage and the pressure of the vacuum
chamber are satisfactory, the metal deposition can begin. Approximately 8 nm
of NiCr is evaporated with a shutter in place, allowing the monitor crystal to be
evenly coated. This is done in order to get an accurate reading from the crystal
monitor. Before opening the shutter, the sample is positioned at the desired angle
73
5.1 Selective-Etch Fabrication Technique
for the active side of the evaporation where the metal gap shall be formed (position
1). The sample stage is rotated by turning a dial on top of the evaporator chamber
lid. The shutter is opened, and the desired thickness of NiCr (between 2–5 nm) is
evaporated onto the chip, and then the shutter is closed.
The sample stage is then rotated to a different angle (position 2) so that the
other side of the mesa (the non-active side where the metal will be continuous)
can be metallised. If the optional HF window was not used before the gap was
etched, enough metal needs to be deposited to ensure the gap is filled so that the
wire is continuous over the etched gap.
Once the specified amount of NiCr has been deposited in position 2, the shutter
is again closed. If desired, the sample stage can be rotated so that it is in a vertical
position (position 3), and another layer of NiCr can be evaporated on the surface.
Subsequent evaporations also added depositions at small angles (10–15◦) to the
vertical.
Many of the early samples and chips did not have a vertical metal deposition,
but due to the small amount of metal evaporated in position 1, concerns were
raised about possible discontinuities in the metal wire on the non-gap side of the
mesa. The small angle evaporations were added later to address the problem of
error in the measurement of the angles on the dial and ensure that the metal on
the side of the mesa is continuous with the metal on the etched floor of the sample.
The specific steps are detailed in Fig. 5.7.
After all metals have been deposited, the chip is left in the chamber until the
sample stage warms up to room temperature to avoid water condensing on the
sample (if it were cooled). The sample is then removed from the vacuum chamber,
and the foil cover taken off of the chip package. The chip is placed in acetone to
lift off. After an hour in acetone, the chip is squirted with a stream of acetone
from a pipette whilst still immersed to dislodge some of the lift-off metal. The
chip is then left in acetone overnight to further dissolve the PMMA and ensure a
clean lift-off. The chip is removed from the acetone, rinsed in IPA, and blown dry
with N2. The chip is now ready to have conducting elements assembled into the
metal gap, see Fig. 5.8f.
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Figure 5.7: Metal Deposition Process.
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Figure 5.8: Schematic of the Selective-Etch Process: a) The unprocessed wafer, b)
after reactive-ion etching, c) after thin metal layer deposition (red), d) after thick
metal layer (bonding pad) deposition (green), e) after selective-etching of the AlAs
layer to create a template for the metal, f) after gap metal deposition (yellow).
Not to scale.
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Chapter 6
First-Generation Selective-Etch
Devices
6.1 Introduction
In the beginning stages of the project, each step of the fabrication process required
optimisation. The final form which has been outlined in Chapter (5) was the result
of countless iterations and tests. Beginning with the mesa etch, for every step the
optimal type of resist (either PMMA or photoresist) was found, as well as ideal
times for exposure and development to obtain suitable patterns. The mesa etch was
perfected and a straight profile was achieved, and the etch time required to remove
the AlAs layer but avoid collapse was found. The metallisation of the gap, which
was the most involved and complicated step in the process, required the angles of
the evaporations, the thickness of the deposited metal and the dynamics of the
deposition to be considered, tested and then examined using an SEM. Finally, the
bonding was adapted to this unusual process.
6.2 Double-Layer PMMA vs Chlorobenzene Pho-
tolithography Processes
The first dozen samples to be readied for the gap angled evaporation used a double-
layer PMMA process as outlined in 4.2.3. This was fine for the mesa lithography,
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Processes
but created problems with the first metal layer. Aligning the mask so that the
area that would become the central metal finger was situated equidistant from
the surrounding mesa fingers proved to be quite difficult when using both a layer
of PMMA and a layer of photoresist. The thickness of the combined layers, and
resulting increased viscosity, would cause the mask plate to slip along the surface
of the resist, and as the margin of error was only a few microns, even a tiny
deviation from the intended position could mean that the lithography would be
ruined. If the metal were deposited after the misaligned exposure, the alignment of
the subsequent steps could be negatively affected (since this layer is used to align
later layers), especially the final e-beam step that requires the e-beam pattern to
span from the metal finger, over the mesa and to the first metal layer on the other
side whilst ensuring that the thin gap wire line goes down the side of the mesa.
Figure 6.1(a) shows a poorly aligned sample and Fig. 6.1(b) a sample where the
mesa and first metal layer are properly aligned to one another.
Figure 6.1: Examples of (a) poorly-aligned and (b) well-aligned samples.
Another benefit of the chlorobenzene process over the double-layer PMMA is
that photoresist is more easily removed from the sample than PMMA by lift-off,
so there is a smaller chance of residue remaining on the surface after soaking in
acetone. This process is also much faster than the PMMA process, as no long
oven-bake is required.
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6.3 Mesa Etch
6.3.1 Wet Etching
One method of etching the exposed material to create a mesa is dipping the pat-
terned sample into an etching solution. The benefits of this method are that the
etch rates are generally well documented, and the solutions can be mixed and im-
plemented in a very short amount of time. However, with our GaAs/AlAs/GaAs
structure, there exists the chance that the different materials will etch at different
rates in an irreproducible manner, or that the etch will be directionally preferen-
tial. Sample SL10 was patterned and etched by Dr Nancy Lumpkin (formerly of
the SP group) and we found not only did the rates differ for the different materials,
but the edge of the resulting mesa was sloped outward from the top of the mesa
due to lateral etching. The etch solution used was 1:100:4 HCl:H2O:H2O2 and the
sample was immersed for 5 minutes 45 seconds to achieve an etch depth of 700
nm.
As the results of the wet etch were unsatisfactory for our needs, this method
was abandoned in favour of reactive-ion etching.
6.3.2 Reactive-Ion Etching
Reactive-ion etching is an etch method that involves placing the patterned sample
in a vacuum chamber between two electrodes (the sample rests on the cathode
wafer platform). After the chamber is evacuated of air, it is then filled with gas
that has been specifically chosen to etch the wafer according to its composition.
When the pressure of the gas in the chamber reaches the prescribed amount, a
large negative DC bias and a strong high-frequency driven electromagnetic field
are applied to the cathode. In our case, the gas used is SiCl4 at a pressure of 10
mTorr, and the applied field is 25 W. The applied field strips the gas molecules of
their electrons, thereby ionising the gas and creating a plasma. As most of the ions
interact with the surface from a completely vertical trajectory (due to the charged
sample stage), reactive-ion etching can provide very sharp, smooth, anisotropic
etch profiles.
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Because the sample is placed in a chamber that must be evacuated, RI etching
can be a more lengthy process than wet etching due to the time required to pump
down, but the advantages outweighed these concerns for this project.
In some of the first samples etched using the RIE process, we noticed the
appearance of pillars of unetched material on the etched surface. These can be
seen in Fig 6.2 and were found to be the result of ‘micromasking’ by contamination
on the sample surface. Though they did become useful when optimising the BHF
immersion time for the gap etch, these pillars were largely undesirable. An extra
cleaning step, where the patterned and developed chip was ashed for 30–60 s in
the Polaron barrel asher, was added to remove any residual resist or solvent left
over from developing the photoresist and the pillars disappeared. As mentioned
in the previous section, changing from a process that used PMMA to one that
used solely photoresist may have contributed to a cleaner surface after soaking in
acetone.
Figure 6.2: Pillars resulting from micromasking during RI etching.
The mesa etch profiles obtained after RIE were predominantly vertical, with
a slight curving toward the etched surface in the bottom GaAs sandwich layer
in some places. There was some lateral variation, but this can be attributed to
roughness in the edge of the patterned PR due to the inherent limitations in the
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smoothness due to the resolution of standard photolithography combined with the
roughness of the edges of the mask. This roughness was lessened in later samples
once a mask created using the dedicated Leica e-beam machine was employed.
Further reduction in edge roughness might be achievable if e-beam lithography
were used to pattern the mesa itself, but for this case, the lateral variations did not
negatively impact the final goal of metallising the gap (as the vertical smoothness
and steepness are much more important) enough to justify the time added to the
process by patterning with the e-beam machine. A mesa edge profile exhibiting
these characteristics can be seen in Fig. 6.3. Residual PMMA that remains after
the lift-off of the e-beam gap wire can be seen on the top and sides of the mesa.
Figure 6.3: Mesa etch profile after RIE, showing wire and PMMA residue.
Another possible method of reducing roughness is blanket exposing the sample
and post-baking after exposure. A 7 s blanket exposure followed by a 30 minute
post-bake at 125◦C was performed on sample SL11, but showed no significant
improvement in the smoothness of the mesa edge, as can be seen in Fig 6.4, and
was therefore not employed in later samples.
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Figure 6.4: RIE mesa etch profile after blanket exposure and post-bake.
6.4 Etching the Gap
As touched upon in 5.1.4, the removal of the middle layer of the sandwich structure
is achieved using a buffered hydrofluoric acid (BHF) solution chosen for selectively
etching AlAs and leaving the GaAs (predominantly) unchanged. An optional etch
window was created in the mask, and can be used if only a small region of the
AlAs layer is to be etched on the gap side of the mesa. This was a desirable option
for the maskset as it would mean that the metal on the non-gap side of the mesa
would only need to be thick enough to be continuous, and not need to fill in the
gap that would be created on both sides. However, as evaporations of multiple
angles would be required to connect the top and side of the mesa to the floor of the
etch, the extra time and effort required to pattern this lithographic step was found
to be in excess of the extra time added to the evaporation. Also, the photoresist
must be removed after the gap is opened with the BHF etch and therefore added
an extra, unnecessary contamination risk so was therefore abandoned. An image
of an etch window can be seen in Fig. 6.5.
The first etched samples were immersed in the BHF solution for 15 s and had
a 25 nm AlAs layer. The image in Fig. 6.6 shows that the BHF etch has created
a gap along the length of the mesa edge.
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Figure 6.5: Resist mask to only expose one mesa edge to BHF etch.
25 nm etched
       gap
Figure 6.6: Etched 25 nm gap on the mesa edge.
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However, when a sample with a 6 nm AlAs layer was used, as can be seen in
the pillars in Fig. 6.2, there is no obvious discontinuity on the surface of the mesa
edge, leading to the belief that the BHF had not sufficient time to react with the
reduced surface area of the thinner AlAs layer to create the gap. The sample was
then put back in the etch solution for a further 45 s, and as Fig. 6.7 shows, there
was a noticeable dark line spanning the length of the mesa edge at the location
of the AlAs layer. The wafer used for these tests was grown to have a 6 nm AlAs
layer, and it can also be seen that the pillars have been sliced through at the point
of the AlAs layer (see Fig. 6.8), giving irrefutable evidence that the BHF etch had
been successful.
Etched 
gap
Figure 6.7: Mesa edge showing 6nm etched gap.
It was seen in the stacked and varied heterostructures that were immersed for
2 minutes in the BHF solution that the remaining GaAs layers might collapse
upon each other (Fig. 6.9). As the sample had 2.0 nm of NiCr and 8.0 nm of
Au deposited at a 15◦ angle normal to the mesa edge (nearly straight on) before
imaging in the S900, it cannot be known if the collapse had occurred directly
after the etch in this case, or if the added stresses of being placed in a chamber
that was pumped down to low atmosphere and undergoing metal deposition and
lift-off contributed. However, since all samples that are to be used to conduct
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Figure 6.8: Pillars created by micromasking shown after an additional 45 s BHF
etch. The AlAs layer has been completely removed, evidenced by the bend about
half-way up the pillars.
electrical measurements would undergo these stresses, the fact that the collapse
occurred at all means that the etch time would have to be reduced. It is worth
noting that the collapse had never been seen in the simpler GaAs/AlAs/GaAs
sandwich structures, which may be attributable to more stability provided by the
thicker GaAs layers and thinner AlAs layers, but with very long etch times it
should remain a possibility. Most subsequent samples using the simple three-layer
structure were etched for 2 minutes 15 seconds–2 minutes 30 seconds in BHF.
6.5 Metallisation
As mentioned, metallisation is the most important step, and the most tricky.
Factors that required optimisation were the angles of the metal deposition, the
temperature of the sample during evaporation and the lithographic, development
and lift-off processes.
The first wafer used in the development of the gap-wire metallisation process
had 25 nm of AlAs sandwiched between thick layers of GaAs. A micrograph of the
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Figure 6.9: Stacked GaAs/AlAs heterostructure showing collapse after over-
etching in BHF.
etched and metallised gap can be seen in Fig. 6.11. The image shown is of sample
SL03, and the sample was etched in BHF for 15 s without using an etch window.
A three-position angled evaporation was performed without using a PR mask,
with the following angles and metal thicknesses (according to the crystal monitor):
150◦ – 5.0 nm NiCr and 17.1 nm Au; 90◦ – 1.0 nm NiCr and 3.1 nm Au; 30◦ –
5.0 nm NiCr and 15.2 nm Au. This gives a total of 17.5 nm (using the formula
xtilt = xcrystal cos(θ), see Fig. 6.10) on the surface of the mesa edge, and should
have some small amount of build-up inside the gap (approximately 10.1 nm from
trigonometric arguments). From Fig. 6.11, it can be seen (using the scale bar)
that the metallised gap is not 25 nm tall, and in fact appears much thinner. This
can be attributed not only to the metal layer that has been deposited on the gap,
but to foreshortening from the angle of view in the SEM.
Figure 6.11 shows that, even for gaps of 25 nm, there seems to be some shorting
of the gap by the deposited metal. However, it also appears that there are regions
on the order of several tens of nanometres where the gap is discontinuous. It was
assumed that, though some shorting might occur in gap wires on the order of just
a few nanometres wide, it could be expected that many would be discontinuous.
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Figure 6.10: Diagram of orientation of gap edge with respect to metal flow.
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Figure 6.11: Micrograph of etched and metallised gap. The AlAs layer in this
sample is 25 nm thick.
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Thus, in the first stages, the evaporations looked viable for smaller gaps; after this
initial test, the AlAs layer used was scaled down to 6 nm.
The first sample imaged from the wafer with 6 nm AlAs was SL07. Initially, a
two-position evaporation was performed without the use of a mask. This evapo-
ration was performed with the flow of metal nearly parallel to the AlAs layer on
the active side (approximately 5◦) followed by a more obtuse evaporation (150◦)
on the opposite side to create a continuous metal layer everywhere but at the gap,
whilst reducing the chance of shorting across the gap.
Figure 6.12(a) shows a micrograph of the 150◦ evaporation. While the gap can
clearly be made out at about 500 nm above the floor of the etch, it does not look
like it is discontinuous. It seems from this image that the gap is shorted in most
places, which was the intended outcome of this evaporation. This is in contrast
to 6.12(b), which is the nearly parallel evaporation, intended to be the gap side
of the mesa. Though it does seem to exhibit some shorting across the gap, there
appear to be regions on the order of tens of nanometres that show a discontinuous
gap.
After some success with the gap metallisation without any pattern for the
metal, the next step was to pattern PR stripes down the mesa so that a clear
comparison can be made between the regions with metal deposited and those
where the metal had been lifted-off. This can be seen in the micrograph of sample
SL11b, Fig. 6.13, where the image shows the results of an evaporation nearly
parallel to the surface of the wafer (5◦) of 3.0 nm NiCr followed by 12.0 nm Au
(according to the crystal monitor, a total of 14.9 nm with the angle considered).
In Fig. 6.13, both the etched gap and the edge of the metal region can be seen,
highlighting the difference between the bare and the metal-covered surfaces. The
gap in this case should be 6 nm (as grown by MBE), but appears larger in the
image. Again, there seem to be regions in the metallised area where the metal film
is discontinuous across the gap. This suggests that the metal could both lift-off
on the mesa edge and conform to the selectively-etched profile.
Knowing that the metal would adhere to the mesa edge and form the gap
when large stripes were patterned with PR before evaporation, the next step was
to pattern wire connections on the chip using e-beam lithography. As touched
upon in 5.1.5, in the early stages of the project, an Hitachi S800 SEM that had
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Figure 6.12: SL07c showing evaporations at: a) 30◦ from normal and b) nearly
parallel to surface.
Metal
No
Metal
Gap
Figure 6.13: Patterned metal stripe on mesa edge of SL11, with a 6 nm gap.
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been modified to expose a pattern using the Lith program was used to write the
nanowires down the mesa edge. Originally, single devices were drawn at a time,
but to speed up the process, the pattern was modified to draw half of the total
devices for a chip. The pattern can be seen in Fig. 6.14. The extra wire to the
left of the gap wire was patterned to serve as a control so that a visual comparison
could be made in an SEM after electrical measurements to see if there were any
changes in the metal.
Figure 6.14: Pattern used for e-beam lithography with the S800.
The input file could be modified to expose different areas with varied doses,
and the patterns were drawn with the exposure time per pixel, or ‘dose’, increasing
by 5% for each device. This was done to find the dose (or range of doses) that
provide the best lift-off and wire width, as they could all be compared on a single
chip when viewing in an SEM. The variation could even be seen using the optical
microscope, as shown in Fig. 6.15, which displays a range of dose factors 0.03 –
0.08 times the standard dose of 3–4 C/m2. A dose box was also exposed onto the
chip so the development could be compared between chips, as explained in 4.2.4
and seen in Fig. 4.2.
Different PMMA solutions were also tested. Using the steps from the shadow-
evaporation process (see 4.2.4) as a starting point, neat A5 PMMA was spun onto
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the chips at 8000 rpm for 50 s, then baked in a 150◦C oven for 60 m. However,
as the final selectively-etched gap-wire metallisation would be thinner than that
of the shadow-evaporation process, a 40:20 A5:Methyl Isobutyl Ketone (MIBK)
thinned PMMA solution was tried. This was spun onto the chip at 5000 rpm for
50 s, then baked in the 150◦C oven for 20 m. The results can be seen in Fig. 6.15.
a) b)
Figure 6.15: Developed e-beam patterns in (a) neat A5 PMMA and (b) 40:20
A5:MIBK.
The images show a more clearly defined edge to the developed pattern in Fig.
6.15(a) as compared to Fig. 6.15(b), which is desirable as a sharper edge in the
PMMA profile provides better lift-off.
Another point that arises from Fig. 6.15 is the difference in exposure in different
areas of the pattern. The pattern has been exposed to a higher dose on top of
already deposited metal and on top of the mesa, evidenced by the more sharply-
defined features when compared to the bare mesa floor. In the case of the deposited
metal versus bare semiconductor, a slight swelling of the pattern occurs at the
boundary. For the mesa top, it is simply closer to the beam source, which may
account for the higher dose. For the metal, there may be more backscattering of
the beam occurring. The profile assumed by the PMMA during the spin-coating
may also account for some of this; due to the fluid dynamics of the solution it will
likely deposit non-uniformly across the surface of the chip, and the exposure may
vary with the thickness of the PMMA layer. The dedicated Leica used for later
chips automatically corrects for the proximity and backscattering effects to give a
uniform dose (as prescribed), but does not account for variations in the thickness
of the spincoated PMMA.
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The first sample to be both patterned using e-beam and metallised was SL11c,
in which a 3.5 nm layer of NiCr followed by a 5.0 nm layer of Au at 5◦ was
deposited (a total of 8.5 nm when the angle is accounted for). A micrograph of
this sample can be seen in Fig. 6.4, and the patterned wire can just be made out
as the brighter regions down the mesa edge, but the chip was imaged in the S800
SEM, the resolution of which does not allow for close examination of the behaviour
of the metal at the gap. SL13a also showed that the gap wire evaporation looked
promising (in which 4.0 nm of NiCr followed by 6.0 nm of Au was deposited at an
angle of 5◦, giving a total of 10.0 nm with the angle considered), as can be seen in
Fig. 6.16, but made it clear that an SEM with higher resolution, such as the S900
or the XL30, would be necessary to inspect the chips with high enough resolution
to determine if a gap was successfully formed.
Gap
WireMesa 
Edge
Figure 6.16: Metallised gap wire patterned and imaged using the S800 SEM.
During the first evaporations, angles of approximately 5◦ were used on the gap
side of the mesa with the intention of depositing the metal as parallel as possible to
the chip’s surface, but also factoring in the error of the angle-selecting dial (which
was thought to be about 5◦) to ensure the chip was not orientated such that the
flow of metal to the surface was blocked by the chip package. The angle was
gradually increased, as after inspection in the optical microscope it was apparent
92
6.5 Metallisation
that some evaporations at very shallow angles were not creating a thin film on
the surface of the chip, although there were clearly deposits on the chip package.
Sample SL15 can be seen Fig. 6.3; here a 5◦ angle was indicated on the display and
2.0 nm of NiCr followed by 4.0 nm of Au should have been deposited on the mesa
edge according to the crystal (a total of 6.0 nm with angle taken into account),
but it is not clear that any metal reached the sample surface. Though the thicker
metal wire on the top and floor of the mesa etch looks well-defined, it is difficult to
discern whether the tracks along the mesa edge and etch floor are actually metal
that has been successfully lifted-off, or if it is simply where the exposed PMMA
was developed in a residual layer that remained after lift-off.
Most subsequent samples were evaporated at larger angles on the gap side, such
as in Fig 5.5, which was evaporated at 10◦ and imaged in the S900. The lift-off for
this sample (SL14a-f) was improved over SL13, but another feature that they had
in common was an apparent deposition of metal along the top edge of the mesa,
see Fig 6.17. This is thought to be due to the PMMA thinning at the edge during
spinning.
SL14a-f was further examined in the S900, but as it was being imaged in the
standard, flat sample holder rather than the one that held the sample vertically, the
gap could not be seen straight on. As much as possible, the vertical sample holder
would be used, but because the rod that held the sample had to be rotated during
insertion into the chamber, often the samples would slide out into the chamber.
The sample holder was also of an unusual size, which meant that samples had to
be cut down to fit in, and imaging a packaged chip was impossible. Fig. 6.18 shows
the micrograph of SL14a–f, which seems to indicate that the metal had spanned
the gap during this evaporation; however, as it was imaged at 40◦ to the vertical,
this could be due to the angle of view creating the appearance of a shorted gap.
Since the gap in SL14a-f looked as if the metal had spanned the gap, a com-
promise between the 5◦ and the 10◦ evaporation was struck, and the next sample
(SL14g-l) was evaporated at 8◦. The amount of metal evaporated onto the gap
side was reduced from 5.0 nm NiCr followed by 5.0 nm Au in SL14a-f (total =
9.9 nm) to 3.1 nm NiCr followed by 6.00 nm (total = 9.0 nm) in SL14g-l. The
metal at the gap of SL14i (as part of SL14g-l sample) can be seen in Fig. 6.19,
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Figure 6.17: Micrograph of gap metal pattern showing poor lift-off at the top mesa
edge.
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Gap
Shorts
Figure 6.18: Micrograph of SL14, with apparent shorting across the gap.
and seems to still suggest that the metal is spanning the gap across most of the
wire, and showed the pooling discussed in 5.1.6.
Figure 6.19: Micrograph of SL14i, with metal apparently spanning the gap.
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6.5.1 Low-Temperature Evaporations
To address the issues of the metal pooling (thought to be a factor in the metal
spanning the etched gap) a liquid nitrogen (LN2) cooling system was developed and
implemented to bring the temperature of the sample down during the evaporation
in hopes of discouraging coalescence of the vaporised molecules. The theory behind
this decision is discussed in 2.6.
Sample SL18 was the first to be patterned and metallised after the initial tests
and examination of low-temperature evaporations (see 5.1.6). The cooling setup
at this point was a large (7×5×1 cm3) stainless steel stage connected to the inlet
of the LN2 reservoir by a copper braid. The pattern was simply an array of stripes
and optical lithography was used to facilitate easier lift-off and faster processing
in order to give an idea of how well the cooling system worked. The results of
the evaporation can be seen in Fig. 6.20, with the interface of the metallised and
non-metallised regions shown, as well as in Fig. 6.21, where a close-up of the gap
is shown. It can be seen that areas several tens of nanometres wide seem to be
discontinuous across the gap, suggesting that if the metallised area were reduced
to less than ten nanometres, there would be a significant probability of more than
one open gap that could serve as electrodes for the nanoelements.
As with the room-temperature evaporations, the next phase of testing was
to define the gap wires with e-beam lithography (rather than patterning optical
stripes) to get an idea of how the metal would behave for an actual gap device.
Figure 6.22 shows a micrograph of sample SL19g, in which 3.0 nm of NiCr was
followed by 5.0 nm of Au (according to the crystal) at an angle of 10◦ (total of 7.9
nm with angled accounted for) during a cooled evaporation. We had fitted and
calibrated an NiCr–Constantan thermocouple to the stage, and for this evaporation
the thermocouple reading was 3.0 mV, equivalent to 168 K. A new, smaller (5×2×1
cm3) aluminium stage was fitted for this evaporation, in the hope that the reduced
heat capacity of the aluminium versus stainless steel would expedite the cooling
process. Again, the residual PMMA can be seen on the chip’s surface, but a clear
metal wire runs up to the mesa edge along the top of the mesa. However, it can
be seen that the metal down the mesa edge and along the etch floor is hardly
continuous along the patterned line. Much of the calibration and optimisation of
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Figure 6.20: Micrograph of SL18, showing the metal stripe deposited at low tem-
perature and the bare semiconductor.
Figure 6.21: Micrograph of SL18, showing a close-up of the gap.
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this cooling process was done with the help of Duc Le, and comprised the work of
his Part III Physics dissertation (82).
Figure 6.22: Micrograph of SL19g, showing the top and edge of the mesa and the
etch floor.
A close-up of a gap from the same evaporation (sample SL19 and chips g-l) can
be seen in Fig. 6.23. This image shows that the metal has not formed a conducting
wire down the mesa, in fact it is difficult to decipher where the pattern actually
lies. It also appears that metal still spans the gap in this case.
An evaporation of 10.0 nm NiCr followed by 8.0 nm of Au was performed on
the opposite side of the mesa of SL19g-l at an angle of 30◦ (total of 15.6 nm with
angle accounted for), and it can be seen in Fig. 6.24. Here, the metal has formed
a continuous layer over the top and edge of the mesa and along the etch floor.
The appearance of the metal is less smooth as compared to a room-temperature
evaporation, which is to be expected (as discussed previously). This suggested
that the problem with the gap-wire side evaporation was that too little metal was
deposited to create a continuous wire on the mesa edge.
Sample SL20 (chips a, d, g and j) was evaporated at an angle of 10◦ on both
the gap and non-active sides of the chip. No BHF etch had been performed as this
sample was to be used purely to image and observe the behaviour of the metal
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Figure 6.23: Micrograph of SL19j, showing a close-up of the gap.
Figure 6.24: Micrograph of SL19, showing the non-active mesa edge.
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down the side of the mesa. The sample stage was cooled to 137 K and 3.0 nm
of NiCr followed by 3.0 nm Au was evaporated on the gap-wire side (total of 5.9
nm on gap edge) and 7.0 nm of NiCr followed by 9.0 nm of Au (total of 16.0 nm
with angle considerations) on the non-active side (gap-wire and non-active in this
case only refer to the e-beam pattern, as no gap was created on the mesa edge).
A second copper braid had been fitted from the LN2 to the aluminium stage in
hopes of speeding up the cooling process further. A comparison of temperature
versus pump down time can be seen in Fig. 6.25 for the stainless steel stage, and
the aluminium stage with one or two copper braids. A foil cover was also added to
protect the sample and stage from the increased heat when the metal was being
evaporated. The data for this chart was taken with the help of Duc Le, and the
chart is from his dissertation (82).
Figure 6.25: Cooling times for various setups. Graph from Duc Le’s Part III
project, (82).
Figure 6.26 shows the gap-wire side of the mesa of sample SL20. The line
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pattern can be faintly made out on the top of the mesa, but there is no discernible
difference between where the gap-wire metal should be on the mesa and the bare
semiconductor. It again appears that there is a significant amount of residual
PMMA on the chip’s surface. The AlAs layer shows up as a slight indentation on
the mesa edge in spite of skipping the gap-etch step.
Gap
Wire
Figure 6.26: Micrograph of SL20, showing the gap-wire side of the mesa.
There appears to be some material conforming to this gap, but as it does not
fall where the PMMA was exposed and seems to cover the entire chip elsewhere, it
is believed to be residual PMMA. It is difficult to ascertain if the metal has actually
been deposited on the mesa edge. Upon closer inspection, it remains unclear as to
whether the variation that can be seen in the surface of the mesa edge is in fact
metal or simply a lack of PMMA residue (see Fig. 6.27).
The opposite side of the mesa of SL20 shows the metal did deposit on the
surface, but the coverage is irregular and cracked (see Fig. 6.28). This is likely
due to the expansion of the metal when it comes back to room temperature. Where
the AlAs layer indentation dips, this thick layer (approximately 15.8 nm on the
edge, taking into account the 10◦ angle and the crystal readings of 7.0 nm of NiCr
and 9.0 nm of Au) seems to be more discontinuous than in the flat areas of the
mesa edge, suggesting that if a full gap had been BHF etched, a very successful
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Figure 6.27: Micrograph of SL20, showing a close-up of the gap-wire side of the
mesa. It is unclear if metal has been deposited.
gap might be formed. Figure 6.29 shows the gap at 200,000 times magnification.
The metal layer seems continuous enough to conduct effectively outside of the gap.
Gap
Cracks
Figure 6.28: Micrograph of SL20, showing the thicker metal on the non-active side
of the mesa.
For sample SL22, a thicker PMMA than usual was used and exhibited some
bulging of the pattern of the gap wire. The thick PMMA was abandoned due to
this effect. This can be seen in Fig. 6.30, where the gap-wire metallisation of 3.0
nm NiCr followed by 7.0 nm of Au (a total thickness of 9.84 nm with the angle
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Figure 6.29: Micrograph of SL20, showing a close-up of the thicker metal on the
non-active side of the mesa. No BHF etch has been performed.
accounted for) at 164 K and an angle of 10◦ is shown as a distinct region of the
mesa. An indentation can again be seen where the AlAs layer lies, in this sample
very near the etch floor. The rounded-up edges of the pattern suggest the metal
did deposit successfully on the mesa, as they are probably ‘lilypads’, or slivers of
metal that should have lifted off but remain stuck to the chip due to incomplete
breakage during lift-off. Lilypads were also very apparent on the other side of the
mesa (see Fig. 6.31), where an evaporation of 4.0 nm of NiCr followed by 5.0 nm
of Au (a total of 8.9 nm with the angle considered) was performed. In both of
these evaporations, the metal deposited around the gap looks continuous enough
to conduct.
An evaporation of 3.0 nm NiCr followed by 9.0 nm Au (total thickness with
correction for angle of 11.8 nm) was performed at an angle of 10◦ and a temperature
of 134 K on the gap-wire side of sample SL23d. Again, the problem of PMMA
residue is apparent, and the gap wire can be made out down the mesa edge and
is continuous, but exhibits lilypads. This sample also had no BHF dip, but shows
some etching of the AlAs layer, as can be seen in Fig. 6.32.
Samples SL06-SL31 were all grown with 6 nm AlAs layers between 500 nm
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Figure 6.30: Micrograph of SL22, showing the deposited metal on the gap-wire
side. The thicker PMMA resulted in bulging in the patterned line.
Figure 6.31: Micrograph of SL22, showing the deposited metal on the non-active
side.
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Figure 6.32: Micrograph of SL23, showing the deposited metal on the gap-wire
side.
of undoped GaAs. As 6 nm was pushing the limits of the resolution of both the
S900 and the XL30, wafers with 10 nm AlAs layer were processed in hopes that
the behaviour of the metal at the gap would be easier to discern. SL34 was the
first of the 10 nm AlAs layer samples to be imaged. Simple stripes were patterned
and etched to act as the mesa, then optical stripes were patterned perpendicular
to the mesa stripes and a low temperature (151 K) evaporation of 3.0 nm NiCr
followed by 7.0 nm of Au (total with angle = 10.0 nm) at an angle of 15◦ was
performed. The increase in the angle was to further ensure that the error in the
angle measurement would not result in the metal not reaching the mesa edge. The
result can be seen in Fig. 6.33 (imaged and metallised with the help of Cambridge
Part III student, Huang Zeng as outlined in his dissertation (83)) in which the line
in the metal at the location of the etched AlAs layer is evident, and very obviously
discontinuous in some areas. The cracks that had been seen in previous samples
can be seen again in this image. The metal does not seem entirely continuous at
the bottom of the mesa, which might pose a problem when attempting to perform
electrical studies. This will be addressed in later samples.
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Figure 6.33: Micrograph of SL34, with a 10nm AlAs layer and a low-temperature
evaporation.
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6.5.2 Stacked and Varied Heterostructure
SL35 was processed as SL34 up to the point of the final metallisation. However,
the wafer was the stacked and varied heterostructure discussed in 5.1.1 and seen in
Fig. 5.1. This wafer was designed to allow AlAs layers of varied thicknesses to be
imaged on one sample, thus allowing for a visual comparison of the metallisations
in hopes of uncovering the optimal thickness. The final layer evaporations were
performed and imaged by Huang Zeng and Dr Chris Ford.
The first evaporation on SL35 was performed at 146 K, and 1.0 nm NiCr
followed by 12.0 nm of Au (giving a total thickness of 12.6 nm with the angular
correction). This result can be seen in Fig. 6.34; the cracking of the metal is
widespread, and the conformation of the metal to the etch profile is less than
ideal, and seemed to be worse than in previous low-temperature evaporations.
Figure 6.34: Micrograph of SL35a, low-temperature evaporation onto stacked and
varied etched wafer.
After the poor low-temperature results of SL35a, it was decided to revert to
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room temperature evaporations to serve as a control for the stacked and varied
wafers. The optimal metal and AlAs layer thickness combination was found for
room temperature evaporations and then tested at low-temperature. This had the
added benefit of shorter processing times, so the feedback from the SEM images
could be acted upon and tested fairly quickly. We began with thicker metal to en-
sure the metallisation could be imaged, then gradually reduced the total thickness
of the deposited metal to create smaller gaps. This progression can be seen in Fig.
6.35, where (clockwise from top left) for: SL35b, an evaporation of 1.0 nm NiCr/
8.0 nm Au (giving a total 8.9 nm with the 15◦ angle accounted for); SL35d, an
evaporation of 3.0 nm NiCr followed by 5.0 nm Au (total = 7.7 nm ); SL35e, an
evaporation of 2.0 nm NiCr followed by 3.0 nm Au (total = 4.0 nm); and, SL35f,
an evaporation of 2 nm NiCr followed by 1.5 nm Au (total = 3.4 nm).
Figure 6.35: Micrographs of (clockwise from top left) SL35b,d,e and f; room-
temperature evaporations of total thicknesses 8.9 nm, 7.7 nm, 4.0 nm and 3.4 nm,
respectively.
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From the images in Fig. 6.35, well-defined gaps begin when the AlAs layer
thickness is around 10 nm and the metal thickness is reduced. Grain structure
is observable in the deposited metal, as expected from the discussion in 2.6. A
series of steps arising from the etch floor can also be seen in the images of SL35;
this was the effect of incomplete development of the etch mask for the mesa etch,
which seems to have left some areas covered and thus unetched. The height of
the barriers was found to be 540 nm by Huang Zeng using the Dektak. This
has a direct bearing on the evaporations, as the unetched material would serve as
a barrier to metal deposition during the angled evaporations. It may also have
deflected metal upwards from the barrier surface during evaporation, resulting in
thicker-than-calculated metal layers on the mesa edge. From the micrographs in
Fig. 6.35, the 2/3 nm NiCr/Au layer looked the most promising for both providing
a well-defined gap as well as creating a continuous metal layer elsewhere.
A low-temperature (137 K) evaporation with these metal thicknesses was per-
formed on SL35g to enable comparison between room-temperature and low-temp-
erature evaporations. For most low-temperature evaporations up to this point,
once the sample had been placed in the sample holder and the chamber sealed,
LN2 was introduced into the reservoir to begin cooling. The cooled evaporations
reduced the efficacy of lift-off, and in later evaporations, the chamber was pumped
down and the lift-off metals were outgassed before cooling the stage to discour-
age contaminants in the chamber from condensing on the surface of the chilled
sample and compromising the metal deposition. The problem of the deposited
metal cracking was also addressed, as up to this point, the chamber had been
immediately brought to air after the metal was deposited and the sample removed
whilst still cold. Again, this might encourage condensation on the metal as well as
creating a rapid increase in temperature that could account for the cracking in the
metal layers that had been observed in SL20 and SL34. SL35g, and all subsequent
cooled samples, were allowed to remain in the evacuated chamber until their tem-
perature had come back up to room temperature before they were removed and
lifted-off. The results of this evaporation can be seen in Fig. 6.36, where there
is no evidence of cracking in the metal layer, but well-defined gaps can be seen.
Wide images of the metallisation before and after allowing the sample to warm up
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before removing it from the chamber can be seen in Fig. 6.37, and the difference
in the smoothness of the film is apparent.
Figure 6.36: Micrograph of SL35g, showing a smooth metal surface after being
allowed to warm up.
 
a)  b)  
Figure 6.37: Micrograph of metal films a) that were not allowed to come to room
temperature slowly and b) that were allowed to do so.
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In order to confirm these promising results for samples without barriers on the
etch floor (i.e. where a clean mesa etch had occurred), sample SL37 was prepared
in the same manner as SL34 and SL35 (optical stripes at right angles serving as
the mesa etch and metal mask patterns). For SL37b, 2.0 nm of NiCr followed
by 2.0 nm of Au was deposited (total of 8.9 nm with the angle accounted for)
at 142 K, and the results can be seen in Fig. 6.38. Very well-defined gaps can
be seen down to the 8 nm AlAs layer regime, and the occurrence of bridged or
narrow gaps is minimal. However, the smoothness of the deposited metal layer
has suffered compared to the room-temperature evaporations, which may create
a problem with electrical conductance through the layer. A room-temperature
evaporation of the same thickness was performed on SL37d, and can be seen in
Fig. 6.39; in this image the metal has a much smoother appearance, but though
the gaps are visible, they do not seem as well-defined as in the cooled evaporation.
Figure 6.38: Micrograph of SL37b, low-temperature evaporation onto stacked and
varied etched wafer.
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Figure 6.39: Micrograph of SL37d, room temperature evaporation onto stacked
and varied etched wafer.
These micrographs provide convincing evidence that the evaporated metal is,
in fact, being deposited onto the mesa edge and conforming to the BHF-etched
AlAs layer. The XL30 SEM used to image these samples also has the capability to
perform X-ray spectroscopy on a sample to give information about the composition
of the sample studied. The spectrograph is shown in Fig. 6.40; the most prominent
peaks are GaK and AsK peaks (resulting from electron excitation of the 1s-orbital),
while the AuL peaks (resulting from excitation of the 2s/2p orbital) are weak, and
for the most part difficult to distinguish from noise. So, the spectrograph hints
at the presence of the metal, but confirmation of successful gaps can only be
confirmed by electrical tests, as will be discussed in the next chapter.
6.5.3 Gap-Wire Devices
Finally, the results from the tests using the varied heterostructure and the optical
stripes were translated to a simple sandwich structure. The e-beam lithography
process was transferred from the S800 to the new Leica e-beam machine, and some
changes to the mask design were made. The new mask can be seen in Fig. 6.41.
The most noticeable difference is the addition of another rectangle off to the side of
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Figure 6.40: Spectrograph of SL37f, room temperature evaporation onto stacked
and varied etched wafer.
the gap wire and control wire. This rectangle was included in the pattern so that if,
during lift-off, the very thin gap wire and control wire had been removed (as was a
fairly common occurrence), there would be a greater chance that the rectangle had
remained, and could therefore the metallisation could still be imaged and studied.
Less easily discerned from the image of the pattern is that the wires are all of
varied thicknesses of 10, 20, 30 and 40 nm. This allowed for comparison between
wire thicknesses on one chip, both visually and electrically. The first configuration
grouped like widths in four quadrants of the pattern, but the widths were later
assigned ‘randomly’ to minimise the influence of location on the success of the
lift-off, as can be seen in Fig. 6.42.
Several thinner PMMA solutions were tested for the new pattern. Neat A4
PMMA (950k molecular weight) spun on at 7000 rpm for 60 s, then baked in an
150◦C oven for an hour (or more) was found to give the best results in terms of
line definition.
Since the Leica is unable to accommodate a packaged chip, individual un-
packaged chips were patterned. As this was very time-consuming, strips of three
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Figure 6.41: E-beam pattern used with the Leica e-beam lithography machine.
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Figure 6.42: E-beam pattern labelled with the ‘random’ width (nm) of the gap-wire
in black. The long horizontal rectangles are the mesa pattern.
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chips were patterned in one session and then carefully cleaved to avoid scratching
the PMMA on the surface. One such chip was SL49b, in which a three-position
evaporation was performed at angles of 25◦, 150◦ and 90◦. The motivation behind
adding the vertical evaporation will be discussed in the following chapter. The
thicknesses of the metal layers are 2.0 nm/2.0 nm NiCr/Au, 5.0 nm/10.0 nm
NiCr/Au and 4.0 nm/5.0 nm NiCr/Au, respectively. A clear reproduction of the
pattern can be seen in the deposited metal in Fig. 6.43, giving visual evidence the
success of the final method of metallisation.
Figure 6.43: Micrograph of one device on SL49b.
6.6 Bonding
The danger of damaging the delicate metal gaps when Au ball-bonding meant that
the chips had to be bonded before the final gap metallisation. This is unusual in
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semiconductor chip processing, as generally bonding is the final step. This was
tried in many different ways, as will be discussed.
To accommodate this variation in the standard process, the chip has to be
processed to the point when the second optical metal layer had been lifted-off,
then adhered into the chip package (as outlined in 5.1.6) when the S800 was used
to pattern. In the early stages of process development, the chip was Au ball-
bonded before the PMMA was spun on for e-beam lithography. This allowed a
clean connection to be made between the chip package and the bonding pads of the
chip, but may have affected the thickness of the PMMA (as some of the solution
may climb the wires during spin deposition) and may have also created shadow
regions where the bond wires blocked the deposition of metal during the angled
evaporations.
Another approach was undertaken to bond up the chips before creation of the
gap. In this method, the pattern would not only be written in the PMMA where
the gap wire lines were to be created, but the areas where the thick metal bonding
pads were deposited would also be exposed. In the case of using the S800 to
pattern devices, this was accomplished simply by blanket exposing the bonding
pad areas. For samples that were patterned using the Leica e-beam machine, the
pattern was designed to also specifically expose each bonding pad. In this case,
the chip (which had not been adhered onto the scrap wafer in the chip package
since the Leica could not accommodate the packaged chip) would be cleaned by
ultrasonicating in IPA for 3 m, followed by ultrasonicating in acetone for 3 m, then
baked an 150◦C oven for an hour. The sample was then spin-coated in PMMA,
bake and give to Dr David Anderson for patterning (as outlined in the previous
section). This enables the PMMA covering the bonding pads to be removed when
the sample is developed.
As there was then a noticeable decline in the quality of the lift-off of the gap
wire metal after this method was introduced (see Fig. 6.44), it was concluded that
the standard bonding temperature of 120◦C was causing the patterned PMMA
to flow during bonding and reducing the resolution and quality of the patterned
lines. Bonding was then performed at 90◦C, which is below the melting point for
PMMA, and the lift-off improved considerably (see Fig. 6.43).
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Figure 6.44: Micrograph showing poor lift-off due to PMMA flowing during bond-
ing of SL45a.
Ideally, bonding would be performed before the gap was opened and exposed to
contaminating factors (especially considering that the bonding room is one of the
least ‘clean’ areas of the clean room), but as the gaps would not survive bonding
after metallisation, it was a necessary risk. After bonding and metallisation, the
chip may now be examined electrically, as will be discussed in the next chapter.
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Chapter 7
Second-Generation Selective-Etch
Devices
7.1 Introduction
After the development, analysis and optimisation of the fabrication process showed
promising results, the metallised gaps were tested electrically to give a complete
picture of the success of the selective-etch method. This chapter outlines the
measurement set-up, and gives a detailed account of the I-V characteristics of
the empty control chips and the results of the measurements with nanocrystals
assembled onto the chip.
7.2 Experimental Set-Up
In order to examine the electrical characteristics of the nanoscale elements that
will be assembled into the gaps, a measurement set-up was designed and built with
the help of Dr Siong Ngiap Chin and Dr Liang Fang Sun (both formerly of the SP
group). A Keithley 236 source-measurement unit (SMU) is used to both apply a
voltage and measure the resulting current. The SMU is connected to a Keithley
705 scanner, which is controlled by an Acorn computer running CryoMeas, which
allows for specific instructions to be performed based on the code input from a
text file and then records the data.
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The scanner is connected to a purpose-built switch box and controls which
device is being addressed according to the instructions from CryoMeas. Each of
the 20 channels on the switch box can be set to ‘ground’ or ‘float’ and corresponds
to one of the 18 devices on the chip, plus one for the common ground and one
spare. The connection to the devices on the chip is made through a Charntek chip
socket, which holds the packaged chip at the end of a probe tube. The probe can
be dipped into cryogenic liquids to obtain low-temperature measurements.
During insertion of the packaged chip into the socket, all the switches are
shorted to ground to minimise damaging the devices with static charge. An earth-
ing bracelet is worn, as well. Once the chip is carefully and securely placed in the
socket, an optional step of covering the socket with aluminium foil was added in
later tests in hopes of eliminating noise due to radio frequency (RF) radiation. The
chip is orientated in the socket as in Fig. 7.1. The entire socket end is dipped in a
cryogenic bucket of LN2 so that thermal conduction is reduced. The foil cover also
added the benefit of blocking light from reaching the chip which reduces optical
excitation in the chip. The measurements were performed with the lights off and
with a cover over the lid of the cryogenic bucket.
C1
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D1
Figure 7.1: The CAD pattern for the SL chips (left) and a bonded-up chip (right).
Once connected and immersed in LN2, all the channels are set back to float and
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the instruction file is run in Cryomeas. This file sends a command to the scanner
to measure one terminal at a time, leaving the others floating. The SMU is then
swept through a range of voltages, with the maximum and minimum voltage and
the sweep rate specified in the file. As a precaution to avoid destroying the gaps
or damaging the nanoelements, a compliance limit is set before the measurement
is started. This ensures that the current would not exceed a set value, and was
normally set to 100 or 200 nA.
The current is output on the common is read and recorded into a data file,
which could be later analysed in LabAssistant, GreyLab (written by Dr Simon
Chorley of the SP group) or Origin. The file used most frequently for measurements
performed several quick scans to establish whether the device being addressed was
open, shorted or of interest according to criteria delineated in the instruction file.
If the device flagged up as open or a short, the program would tell the scanner to
move on to the next channel.
If the current characteristics showed interesting traits, the program would have
the SMU run several slower scans on the channel to allow greater resolution of the
I-V profile. The ‘up’ and ‘down’ scans are performed at slightly different rates in
both the fast and slow cases so that time-dependent behaviour can be discerned
from voltage-dependent behaviour. As mentioned in the next section, this change
of rates will affect the capacitance of the system, and must be kept in mind for
each scan. When all the devices had been measured, the chip was removed from
the LN2 and allowed to come up to room temperature before carefully removing
from the chip socket.
7.3 Controls
A number of chips were processed up to different points to serve as controls for
the nanogap system. Each step of the fabrication after the chips were packaged
was chronicled so that the transport through the conducting nanoelements could
be discerned from the electrical behaviour of the gap itself. To this end, a chip
was measured after the gap was etched, but with no e-beam metal deposited. The
chip was connected as described above and dipped in LN2. The I-V characteristics
of this test (SL33i) can be seen in Fig. 7.2, which show negligible conduction with
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resistances (calculated from the slopes of the I-V traces) between approximately
130 and 670 GΩ. From the small positive offset and the scan rate, and using the
equation I = C(dV/dt), which gives C = I/(dV/dt) we can obtain an approximate
value for the capacitance of the leads. As the rate for the scan with an offset of
3.73x10−5 nA is 30 V/h (= 8.3 mV/s), this value is C = 4.50 pF, which is reasonable
as the values given for the capacitance of the coax cables used are between 10-100
pF/metre.
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Figure 7.2: I-V characteristics of a chip with no metal deposited on the mesa edge.
All devices are effectively open as expected.
The next control consisted of a chip with gap-wire metal deposited during a
room-temperature vertical evaporation of 2.5 nm NiCr followed by 8.0 nm Au.
This was to test whether the metal was in fact depositing exclusively on the top
of the mesa or if there was some deposition onto the mesa edge due to the error in
the angle selection mechanism. Figure 7.3 shows the I-V characteristics of such a
test. The calculated resistances on are the order of tens of GΩ, which is an order
of magnitude lower than the devices with no metal at all, but still effectively open
for our purposes. The decrease in the resistance may be attributed to conductance
through the substrate, which would be over a distance of 10 µm where the etch
finger blocks the continuous deposition of metal.
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Figure 7.3: I-V characteristics of a chip with metal deposited on the top of the
mesa, but no metal deposited on the mesa edge. All devices are effectively open
as expected, but have lower resistances than SL33i.
We then tested a device with a standard gap-wire evaporation (as outlined in
5.1.6). A room-temperature two-angle evaporation was performed on chip SL33h,
with 5.0 nm of NiCr followed by 6.0 nm of Au deposited at an angle of 15◦, giving
a total thickness of 10.6 nm on the mesa edge. From the trigonometric argument,
there should be approximately 2.9 nm of metal depositing on the farthest surface of
the etched gap, creating a metal gap of approximately 7.1 nm rather than the full
10 nm of the etched AlAs layer. The I-V characteristics of this chip at 77 K can be
seen in Fig. 7.4. From the data, it can be seen that, although most of the devices
are indeed effectively open, one device (B1) shows increased conduction compared
to the rest. The resistances of these traces are comparable to the resistances of
the previous sample (with only the vertical evaporation). This should be the case
as the AlAs layer should provide a barrier to conduction so that any conduction
occurring would be through the substrate across a 10 µm distance. Using the
offset in the up and down traces, we find the capacitance to be here approximately
1442 pF (for an offset of 5.80 pA). The traces with very high resistance (≈ 5 TΩ)
correspond to a channel that is associated with a bonding pad that is not connected
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to a device, and therefore should show no conduction. The tiny offset from the
origin is more likely due to the resistance and capacitance of the measurement
set-up than to leakage through the chip.
The I-V characteristics for channel B1 are likely the result of a stray grain
of lift-off metal nearly bridging the gap. This seems to be congruent with data
from the images, and it is not unexpected that at least one in eighteen devices
would have some metal protruding into the gap region. The conduction shows a
preference to the negative voltage, with an exponential increase from around -0.5
V.
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Figure 7.4: I-V characteristics of a chip with all e-beam metal deposited, but
no nanocrystals assembled into the gap. Most devices are effectively open as
expected (left), but one channel (B1, right) shows some tunnelling current. Note
the difference in scales.
The exponential behaviour in both directions may be attributable to tunnelling
through the air (LN2) between the small gap created in the metal nanowire. Non-
linear, non-periodic behaviour has also been documented in empty gaps created
by implementing electromigration (9; 13) and mechanically controlled breaking
techniques (4). In some cases, Coulomb blockade of the current is apparent, and
similar I-V characteristics also appear in short gaps which incorporate metallic
nanoparticles after their formation ((10; 11; 16; 84)) and of granular metal films
(85). The behaviour is explained by incomplete clearing of the gap region by the
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electric field, leaving small metal islands behind. The likelihood of there being
conduction across several islands inside the gap is reduced in our case, as it is
more likely for small metal islands to form on a substrate than across the vertical
empty space between the selective etch faces. However, the metal on the mesa
edge may be sufficiently granular to mimic this situation and give rise to CB from
the metal grains across the gap.
Since the empty space in the gap can behave as a tunnel barrier, we can model
the current on the generalised formula for tunnelling as derived by Simmons (23)
(covered in 2.3) and simplified by Steinmann, et al. as follows:
I =
k1A
s2
[X2exp(−k2sX)− Y2exp(−k2sY)], (7.1)
where X =
√
φ− eV/2, Y = √φ+ eV/2, k1 = 6.32 × 1010 Vs−1, k2 = 1.025
J−1/2, A is the emission area, s is the electrode separation and φ is the barrier
height. Using this equation and performing least-squares fit to the data shown
in Fig. 7.4 for B1 gives a range of barrier heights between 0.50–1.03 eV and
separations between 1.14–1.24 nm in the positive-bias regime, and between 0.65–
0.76 eV and 1.17–1.28 nm in the negative-bias regime. Figure 7.5 lists the results of
these fittings for several devices. This shows a significant reduction of the barrier
height from the expected value of approximately 5.1 eV, the work function of Au.
However, similar results have been widely recorded (24; 86; 87). Some lowering of
the barrier height is indeed expected by the Simmons model by the incorporation
of an image potential (as discussed in 2.3), but it does not account for the dramatic
reduction seen here (and by many other groups), which will be discussed further
in 8.2 and 8.5.1.
Contamination on the metal surface may also be partly responsible. If the
contamination is an interfacial water layer, Hahn, et al. (87) have shown that if
the tunnelling is assumed to be three-dimensional in nature, more of the barrier
reduction may be accounted for. It may also explain some of the asymmetry in the
I-V characteristics, which could be attributable to the polarisation of the water
layer on the metal surface. The total barrier reduction is still unaccounted for
after consideration of all the above factors, implying that either there is a fault in
the model, or that there is some other factor lowering the barrier.
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According to the Simmons model (23), the transport in the empty gaps should
be defined by three different regimes: the low-bias regime, when V ≈ 0; the inter-
mediate-bias regime, when |V |≤ φ/e; and the high-bias regime, when |V |> φ/e.
Our data conforms to these classifications, as the traces seem to be ohmic near
zero bias, then become smooth and exponential in the range from around ±0.2 V
to ±(φ/e) V. After the barrier height is exceeded, the traces become less smooth;
however, it is difficult to be certain of the nature of the oscillations at higher
voltages, as will be discussed in 8.5.
The parameters extracted from the data for SL33hB1 using 7.1 can be seen
for each trace in Fig. 7.5. The data for several other empty devices are also
shown. It should be noted that the area (A) in the above equation is essentially a
free parameter, as we cannot know for sure the exact geometry of the leads, but
have used the width of the e-beam patterned line multiplied by the parameter s
(electrode separation).
In every case except SL33jB1, the average electrode separation is smaller for
positive voltages than negative and the average barrier height higher. As explained
in (87), it is possible that an interfacial layer of water is present on the metal
surface, which is then polarised by the electric field created in the gap. X-ray
scattering experiments (88; 89) have shown water polarisation on Ag(111) electrode
surfaces in which the first-layer water molecules reorient from oxygen-up to oxygen-
down when the charge on the electrode changes from positive to negative. These
studies have shown that the water molecules are more strongly polarised on a
positive-biased surface than for a negative bias.
In an STM configuration, the first-layer water molecules should undergo a
severe compression in two dimensions on a positive-biased surface in addition being
more polarised than in the negative-bias case. This should manifest as an increased
barrier height and thinner contamination layer on the positively-biased electrode.
However, as we must consider both electrode surfaces in our case, the effect could
reasonably be symmetrical with bias. We do see, on average, a higher barrier
height with positive bias, but a smaller electrode separation; as the overall effect
of the compression should average out over the two electrodes when comparing
the positively- and negatively-biased cases, this effect may be attributable to some
125
7.3 Controls
negative V positive V direction
SL33dA1 s (Å ) phi (eV) s (Å ) phi (eV)
scan 1 12.4 0.68 down
scan 2 12.9 0.65 11.7 0.90 up
scan 3 11.4 0.79 12.4 0.84 down Average s= 12.2 Average sneg= 12.3
scan 4 12.6 0.70 11.7 0.92 up Average phi= 0.79 Average phineg= 0.71
scan 5 12.1 0.74 12.8 0.82 down
scan 6 12.6 0.70 11.7 0.92 up Averagespos= 12.1
scan 7 12.5 0.85 down Averagephipos= 0.87
SL33dB1 s (Å ) phi (eV) s (Å ) phi (eV)
scan 1 11.6 0.76 down
scan 2 12.1 0.73 11.1 0.86 up
scan 3 11.4 0.79 11.2 0.85 down Average s= 11.7 Average sneg= 12.0
scan 4 12.4 0.72 11.8 0.79 up Average phi= 0.79 Average phineg= 0.74
scan 5 11.9 0.73 11.4 0.83 down
scan 6 12.6 0.71 11.1 0.86 up Average spos= 11.3
scan 7 11.5 0.84 down Average phipos= 0.84
SL33hB1 s (Å ) phi (eV) s (Å ) phi (eV)
scan 1 13.0 0.66 down
scan 2 13.1 0.66 10.9 1.03 up
scan 3 13.4 0.65 12.6 0.84 down Average s= 12.4 Average sneg= 12.7
scan 4 12.4 0.69 11.6 0.93 up Average phi= 0.79 Average phineg= 0.69
scan 5 12.0 0.76 12.8 0.83 down
scan 6 12.4 0.73 11.9 0.88 up Average spos= 12.0
scan 7 12.4 0.83 down Average phipos= 0.89
SL33jB1 s (Å ) phi (eV) s (Å ) phi (eV)
scan 1 9.8 0.55 down
scan 2 9.6 0.55 11.2 0.60 up
scan 3 11.1 0.57 11.7 0.54 down Average s= 11.9 Average sneg= 10.9
scan 4 12.3 0.52 13.4 0.60 up Average phi= 0.56 Average phineg= 0.54
scan 5 11.4 0.52 14.2 0.54 down
scan 6 11.0 0.56 14.9 0.50 up Average spos= 13.0
scan 7 12.7 0.61 down Average phipos= 0.57
SL33jB1* s (Å ) phi (eV) s (Å ) phi (eV)
scan1 14.0 0.38 down
scan2 15.9 0.33 15.0 0.42 up
scan3 17.3 0.32 16.0 0.37 down Average s= 14.7 Average sneg= 15.1
scan4 13.9 0.46 14.7 0.50 up Average phi= 0.44 Average phineg= 0.40
scan5 14.1 0.54 13.6 0.48 down 
scan6 15.2 0.35 12.8 0.60 up Average spos= 14.4
scan7 14.4 0.48 down Average phipos= 0.48
Figure 7.5: The extracted values for the parameters s (distance in A˚) and phi
(barrier height in eV) for empty devices.
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other reorganisation of the atoms in the electrode under the influence of the electric
field, and the intrinsic asymmetry of the surface, as discussed in (90).
In the case of SL33jB1, the gap-wire metal was deposited at low temperature
(140 K), and the current at higher voltages is on the order of nA rather than tenths
of nA, as for the other devices listed in Fig. 7.5. The low-temperature evaporation
may have prevented the coalescence of evaporated Au particles, thus allowing
small gaps to be formed between the deposited grains. It has also been shown
that depositing metal at lower temperatures can reduce the work function due
to differences in growth modes (91) and the resultant changes in surface dipoles.
The range of bias used in this (and all of the other fittings shown in Fig. 7.5 )
was between 0.2 – 0.6 V. At voltages higher than the extracted barrier height, the
direct tunnelling model should no longer give a good fit, and this may account for
the large discrepancy between the smallest extracted distance (0.96 nm) and the
largest (1.50 nm), as the average barrier height is less than 0.6 eV. Indeed, the fits
for this device were poor in comparison to the other empty gaps discussed.
If we perform the fits again on SL33jB1, but this time using data from ±0.2
V – φ/e (per the last fit), we see a marked change in the extracted values for the
separation and barrier height, particularly in the negative bias (SL33jB1* in Fig.
7.5). On visual inspection (see Fig. 7.6), the new parameters give better agreement
with the source data, thus suggesting that the temperature of the sample during the
evaporation of the gap-wire metal may influence the barrier height non-trivially.
Taking the derivative of the I-V characteristics with respect to the voltage,
we obtain the differential conductance. We should expect to see a jump in the
conductance when the tunnelling changes from direct to field-effect. By examining
the differential conductance of SL33jB1 (Fig. 7.7) for the second scan (red) we
do see that a peak in the positive voltage shows very good agreement with the
extracted value of φ, with values of 0.46 V and 0.42 eV, respectively. The negative
voltage shows agreement as well, with a peak at−0.33 V compared to the extracted
value of 0.33 eV.
Conductance peaks may also occur due to the physical rearrangement of the
atoms in the electrodes. The influence of the electric field may have the effect of
exaggerating any slightly raised atoms into a point on both sides of the gap. In this
way, the tunnelling distance may be reduced, increasing the tunnelling current.
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Figure 7.6: I-V characteristics of SL33jB1 for the 6th scan in the negative voltage
range. The difference in the fits for the different regimes of transport are depicted
with ohmic (voltage near zero) in green and for direct tunnelling using two different
ranges: voltage between −0.2 and −φ/e V in red and voltage between −0.2 and
−1.0 V in blue. The red dashed line shows the fit above the extracted value of
φ/e.
128
7.3 Controls
-0
.5
17
52
Figure 7.7: Differential conductance for SL33jB1. Scan order from top to bottom.
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Fitting for voltages higher than the barrier height becomes more complicated,
but can be performed using the model developed by Raichev (92) and recently
implemented by Kim, et al. (93) for the case of a small metallic dot suspended
between two metallic leads.
The resistance of the gaps can be estimated by taking the inverse of the slope
at low-bias (|V|<0.2 V). The table in Fig. 7.8 gives the resistances for each scan
of the aforementioned devices, displaying a range between 2.1–27.3 GΩ. This is in
agreement with the values other groups have obtained in similar systems (13; 87).
There does not appear to be any correlation between the extracted gap height and
the resistance (also noted in (13)), but as the geometry of the wire may have a
strong influence on its resistance, it is not surprising that variations are present.
In all the samples (aside from SL33hB1), the resistance increases from the first
to the fifth scan, then decreases for one scan, and increases again on the final
scan. The increase might be a result of the heating of the wire, or again due to
small physical rearrangements in the gap metal, as even minor changes can have
noticeable effects on the resistance on this scale (36). The final scan is run at a
faster rate than the previous ones in order to bring the voltage back to 0 V quickly,
which may contribute to an increased slope (decreased resistance). As the devices
were not suitably stable, it is not known if this effect is reproducible.
Figure 7.8: Calculated resistances of empty gaps extracted from the slope of the
traces at low bias (|V|<0.2 V)
Figure 7.9 shows the I-V characteristics of the 4th scan of SL33hB1, with fits
for different voltage ranges and insets showing close-ups of the regions where the
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transition from direct to FN-tunnelling is believed to occur. The ohmic (|V |< 0.2
V) range is shown in green, and the first fit using equation 7.1 in the range of
0.2 V< |V |<1.0 V, then the subsequent fit using the intermediate range (0.2
V< |V |< φ/e V, with φ being the value extracted from the first fit) in red. In
the positive voltage range, the red and blue fits are very close and only diverge
after φ/e = 0.93 V. For the negative range, the fits diverge much sooner and more
noticeably, which correlates with the lower value of φ/e = 0.69 V.
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Figure 7.9: I-V characteristics of the 4th scan of SL33hB1, showing three different
fits: ohmic (near-zero bias) in green, the first fit using the Simmons tunnelling
model in blue, and a second fit using the extracted value of φ from the first fit to
define the maximum voltage used in the fit in red. The red dashed line is above the
extracted value of φ. The blue dashed line is the plot using the values extracted
when using the range |V |> φ/e, showing poorer fits to the measured data.
It can also be seen from equation 7.1 that small reductions in the gap height
will contribute to exponential increases in the tunnelling current, as much as three
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orders of magnitude for nanometre-scale changes. From the discussion in 2.6.4
and from the micrographs in Fig. 5.6, grain sizes can be estimated between 2–21
nm. We can reduce this range to 2–7 nm by eliminating any grains larger than the
metallised gap height, as they would manifest in a short circuit. We could therefore
expect that devices fabricated on the same chip may show differences in current
by several orders of magnitudes. Rearrangement of the atoms in the gap wire due
to the electric field may also cause significant changes in the current. It has been
shown that opposite bias can restore the metallic clusters to their original position
(94), thus resetting the configuration and allowing for more reproducibility in the
I-V characteristics.
Taking the extracted parameters and plotting the fit for the values of s and φ
when 10% and 1% (see Fig. 7.10) of the extracted values is added/subtracted, we
can see that the fit deviates from the measured values significantly.
For the three fully-metallised chips discussed above, we have examined the
conduction for the four devices that gave tunnelling-type conduction. The rest of
the devices showed I-V characteristics consistent with an effectively open circuit.
These results suggest that for the most part, conductive wires are being lifted-
off with effective gaps. Therefore, combined with the images from the SEMs,
we can be fairly certain that we are creating an architecture for measuring the
electrical behaviour of nanoelements that will be assembled. The fact that no
shorts were seen raises some doubt to the continuity of the metal across the length
of the patterned region, and this will be addressed in 7.4. We must be careful
to remember that in some cases, the empty gaps themselves can give interesting
results.
7.4 Further Optimisation of Metallisation
As briefly mentioned in the section 7.3, the absence of a significant number of short
circuits in the control samples suggests the gap wire may not be continuous across
the entire length of the patterned region (if we exclude the gap region, where we
hope it will be discontinuous). The near-horizontal nature of the two mesa-edge
evaporations could possibly create shadow regions or areas (such as the top of the
mesa or the interface between the gap-wire metal and the thin metal layer of the
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Figure 7.10: Fits for SL33hB1: Original data shown in black, and plot using
extracted parameters in solid red, the dashed lines show the plots for the extracted
values ±10%, and the dotted lines show the plots for the extracted values for ±1%.
a) shows the plots for different values of s, and b) shows the plots for different
values of φ.
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optical lithography process) where the metal is not continuous across all surfaces.
A vertical evaporation was added to ensure that the wire is continuous across the
top of the mesa and along the etch floor.
From the trigonometric argument, for an ideal mesa height of 500 nm, the
shadow region on the gap side would be 866 nm wide, and on the non-gap side,
1072 nm. As the thin optical metal is 10 microns from the mesa edge, is it unlikely
that it will reside in the shadow region, even for taller mesas, but the continuity
of the metal in the shadow may be poor. The purely vertical evaporation should
compensate for the shadow regions, but the error in the angle selection might
inadvertently create a small shadow region on either side of the mesa, see Fig.
7.11. Another point of concern is where the very thin gap metal meets the thin
optical metal on the non-gap side. Here, the optical metal is nominally 20.0 nm
high, with the gap-metal layer being only 2.9–9.0 nm, depending on which surface
we are discussing. This disparity in height may create a discontinuity, which in
turn may show up as an open device or even create another gap for a nanocrystal
to assemble in. Shallow angles of 10◦ on the gap side and 15◦ on the non-gap side
were added to the vertical evaporation to address these possibilities and ensure that
no shadow regions are created, and that the gap metal makes complete electrical
connection to the optical metal.
The first sample to have the shallow angles added to the vertical evaporation
was SL45h. This sample did not undergo a BHF gap etch in order to test that the
wire was continuous. However, as reported previously, even without the explicit
etching of the sample with BHF a gap was still visible upon imaging (see Fig. 7.12).
The sample was measured before the self-assembly of nanocrystals was performed
and showed nearly all open devices. The one device that did conduct, SL45hB1,
displayed strong tunnelling-like I-V characteristics, and hit the pre-set compliance
of 200 nA before reaching ±1.0 V, as can be seen in Fig. 7.13. The maximum
currents achieved in this device are an order of magnitude higher than achieved in
the gaps without the shallow-angle evaporations.
As this addition was implemented in all subsequent evaporations, the number
of shorted devices increased to a significant percentage (as will be discussed in
the next section), allowing us to believe that the wire was, in fact, now reliably
continuous everywhere but at the etched gap.
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a)
b)
c)
Figure 7.11: Schematic representation of the need for vertical evaporations: a) the
gap-wire metal is deposited, with a large shadow region on the substrate opposite
the mesa; b) the non-active mesa-edge evaporation; and c) the vertical evaporation.
Not to scale.
Figure 7.12: Micrograph of a device from chip SL45h. The AlAs layer did not
undergo an HF etch, but still appears to have been etched somewhat, creating a
gap in the deposited metal.
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Figure 7.13: I-V characteristics of SL45hB1, showing tunnelling-like exponential
traces up to the compliance limit in the range of ±1 V.
7.5 Nanocrystal Assembly
Dithiol linker molecules (see 3.2) are used to anchor the nanocrystals onto the metal
gaps. After lift off of the gap-wire metal layer, the chip is rinsed in IPA, dried with
N2 and placed in the HDT solution to allow the SAM to form. Previous tests by
Miao Qian as outlined in his thesis (56) had shown that open I-V characteristics
were obtained when only linker molecules were assembled into comparable gaps
with no nanocrystals, even at very high concentrations of linker molecules. As the
linker molecules are theoretically estimated to have a molecular length of 1.1 nm,
but to assume a 39◦ tilt when assembled, the expected thickness of the thiol layer
is 0.7 nm on either side of the gap (see 3.2.3). The effective length of the gap is
nearly 1.4 nm shorter than the distance between the evaporated metal electrodes
after HDT assembly.
After the assembly of the linker molecules, the chip is rinsed in toluene and
immediately transferred into the solution of nanocrystals. The standard solution
comprised 5 mg NX383 CdSe nanocrystals with a trioctylphosphine oxide (TOPO)
protective layer dissolved in 50 mL of toluene. The TOPO layer serves to help
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with the solubility of the crystals, as well as prevent nucleation and oxidation.
The nanocrystals were synthesised by Jan Anton Koster of the Optoelectronics
Group at the Cavendish as outlined in 3.3.3 and expected to be 7 nm in diameter.
After soaking in solution for 3–18 h, the chip is removed from the nanocrystal
solution, rinsed in toluene and dried with N2. Where this solution or process was
modified will be documented in the measurement discussions. Figure 7.14 shows a
micrograph of a gap wire after nanocrystal assembly. The surface is clearly covered
in nanocrystals, which was also apparent during imaging by the rapid darkening
of the area being imaged due to charging of the semiconducting nanocrystals.
Figure 7.14: Micrograph of SL46j showing a metallised gap after nanocrystals have
been assembled on the surface and into the gap.
As the effective height of the gap with the HDT linkers assembled in will be
approximately 7.1nm−2× (0.7nm) = 5.7 nm, the 7 nm nanocrystal is expected to
span the gap entirely. This suggests that I-V characteristics collected will be those
of a single nanocrystal, or possibly several nanocrystals in parallel, but that it is
unlikely that the measurements will be of nanocrystals in series. A representation
of the device with thiols and nanocrystals assembled may be seen in Fig. 7.15.
The I-V characteristics seem to confirm this, as will be discussed in the following
sections.
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Figure 7.15: Schematic of a gap device after thiol and nanocrystal assembly. The
thiols are represented by black zig-zag lines and the nanocrystals are the spheres,
with the blue sphere representing the nanocrystal through which conduction is
occurring. Not to scale.
7.6 Nanocrystal Measurements
With the combined results of the imaging investigations and electrical controls
suggesting the creation of a conductive, metallic wire with a small gap created by
selective etching and shadow evaporation, the study of the conduction through the
assembled CdSe nanocrystals could be studied. This section will discuss the I-V
characteristics obtained in detail. The implications of the results are examined in
the final chapter of this thesis.
A solution of 5 drops of 1,6 hexane dithiol was dissolved into 10 mL IPA, and
chip SL46e was immersed in this solution overnight. The following day, it was
removed and immediately placed (without rinsing) in a solution of 4 mg NX383
dissolved into 40 mL of IPA and left overnight. The following day, the chip was
removed from the nanocrystal solution and dried (again, without rinsing) and
immediately measured at LN2-temperatures. As usual, most of the devices showed
open I-V characteristics, but three channels (D1, H2 and L2) showed exponential
current dependence on the voltage.
Upon closer examination of SL46eH2, low- and high- conductance modes seem
to resolve. The first two scans (black and red traces in Fig. 7.16) occupy the
low-conductance mode, with some switching between the two at voltages less than
138
7.6 Nanocrystal Measurements
−0.75 V in the negative and above around 1.25 V in the positive. In all cases,
compliance is reached at high absolute values of voltage. When the voltage is
decreased on the third trace down from 2.0 V (blue trace), the current seems to
be depicting a more stable transition to the high-conductance state until the scan
goes into the to negative voltage, where it begins in the low-conductance state
near zero-bias, and dramatically jumps around −0.75 V, where it more or less
stays (exhibiting rapid oscillation between the states) until it hits compliance.
For negative voltages, the remaining traces are faithfully and stably in the high-
conductance mode. In the positive voltages, there is an even more dramatic shift
from the high-conductance mode back down to the low-conductance at just under
1.0 V in the penultimate trace (navy blue), then some oscillations are apparent
as the voltage is increased. Similar oscillations turn up in the final scan (purple),
coming back down from 2.0 V to 0.0 V, with the low-conductance mode trace
picking up where the previous scan switched from high conductance. The smaller
oscillations are likely attributable to random telegraph signal (RTS, as discussed
in 8.5.2 ).
SL46eH2 - 30nm
Figure 7.16: I-V characteristics of device SL46eH2 showing several conductance
modes.
This general behaviour is also exhibited in the I-V characteristics for SL46eL2.
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Complete switching between low- and high- conductance modes appears as soon
as the first scan (black, see Fig. 7.17) in the negative voltage at around −1.0 V
and the in the positive (red) at about 0.5 V. The difference between the lowest-
and highest- conductance modes in the negative voltage range is greater than that
in of the highest and lowest in the positive, but after the first scan, there appears
an intermediate mode in the negative which seems to have spacing more on the
scale of that in the positive. This may indicate that the conduction in the device
started off as either tunnelling through the metal gap or through a nanocrystal
with an incomplete connection to the metal. It is possible that as the voltage
becomes more negative, the electric field in the gap increases enough to either pull
a nearby nanocrystal in or to adjust the configuration of the nanocrystal such that
a complete circuit with the metal is formed, or it may be the case that different
numbers of linker molecules are coming in and out of contact with the crystal and
metal. As the current never drops to this level again, it can be assumed that the
system does not return to the original configuration after the first scan.
Figure 7.17: I-V characteristics of device SL46eL2 showing switching between
modes.
The onset of this switching behaviour occurs in the range from 0.5–0.65 V when
the current is being increased (upsweeps), indicating a common factor contributing
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to the availability of the high-conductance level. The transition can be seen more
clearly if we look at the differential conductance (Fig. 7.18), where the peaks
at around 0.5 V and −0.65 V may indicate the the onset of tunnelling in the
first two scans. An intermediate range characterised by rapid switching between
states appears in both the positive and the negative, then seems to settle to high-
conductance as the voltage is increased. In the conductance spectrum, we see the
appearance of peaks at lower voltages for later scans. Rather than the distinct
individual peaks of the measurements in 4.2, we see groups of peaks, suggesting
conduction through several nanocrystals. The individuals peaks in the group may
represent tunnelling through incrementally greater numbers of nanocrystals or an
unstable connection.
From the treatment in 2.4, we may recall that the charging energy required
to add one electron to the nanocrystal is EC = e
2/2C. The isolated nanocrystal
should have a capacitance of C = 4pi0RR, where R = 2.6 (95), and R = 3.5
is the radius of the nanocrystal, giving Cisolated = 1 aF. This gives a charging
energy of 158 meV. Variations in the capacitance may be the result of innumerable
factors, including the sensitivity of the dielectric constant of the nanocrystal to
the environment (60).
However, when we consider the linker molecules (with a length represented
by r) in addition to the nanocrystal, and the total capacitance the sum of the
CdSe and linkers, we can arrive at a value for the total capacitance (if modelled as
concentric spheres) of Ctotal = 4pi0RR(r − R)/(r − 2R) = 2.5 aF, which gives a
charging energy of 64 meV (96). It is expected that there may be some variation
in size of the nanocrystal and the angle of assembly of the linker molecules, which
will affect the charging energy.
If we take the magenta plot (scan 4) in Fig. 7.18 as a representative plot,
we see that the first peak in the positive occurs at 0.51 V and at −0.65 in the
negative, giving a total conductance gap of 1.16 eV. The conductance gap for this
measurement is a markedly reduced from the bulk value band gap for CdSe of
1.74 eV. This may be attributable to many factors, including the reduction of
the barrier height discussed in 7.3 and the equilibration of the electrochemical
potentials of the dot and lead, which would move the Fermi energy of the metal
closer to the band edge of the crystal(s).
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Figure 7.18: Differential conductance of device SL46eL2.
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A group of peaks then occurs for an average positive bias of 0.63, giving a peak
spacing of 0.12 V. Taking the voltage for the tallest peaks, the peak spacings for
subsequent groups are 0.05, 0.06, 0.15 and 0.09 (peaks occurring at 0.64, 0.69, 0.75,
0.90 and 0.99 V). For negative bias, the spacings are 0.12, 0.04, 0.07, and then
0.22 (peaks at −0.77,−0.81,−0.88,−1.10). The values in the first three spacings
are very similar, and if the final two positive peak spacings are added together to
give a value of 0.24, the final peak spacing is also not far off. The regularity and
reproducibility of the peak spacings suggest that the peaks indicate a common
feature contributing to increased tunnelling through the crystal(s). Comparing
the values obtained here to those of the 4.2 nm nanocrystals discussed in 4.2 of
0.19, 0.28, and 0.19 V for the spacing between peaks 1 and 2, 2 and 3 and 3 and
4, respectively, we can explain the lower values by the reduced charging energy
for the larger crystal (EC ∝ (1/d)). As the grouping of the peaks is not clear, it
cannot be said for sure which orbital shell levels the peaks are associated with.
After measurement, SL46e was returned to the dithiol solution and left overnight
a second time, however the solution in this case was 4 drops of HDT to 40 ml
toluene, and the chip was rinsed in toluene after assembly, before placing in a 5
mg NX383:50 mL toluene solution and left overnight. The chip was removed from
solution, rinsed in toluene and dried with N2 before being measured again in LN2.
All devices showed open circuit I-V characteristics except D1 (see Fig. 7.19), which
had displayed conduction during the first measurement. Both measurements show
tunnelling-type conduction, and much like the two devices in the first measurement
seem to begin in a low conductance state then switch between higher conductance
states, and quite dramatically in the case of the second scan (red) of the second
measurement. However the amount of current differs from one measurement to
the next, see Fig. 7.19; in the negative voltage, aside from the second (red) scan,
the current never exceeds −100 nA in contrast to the first measurement where all
the scans hit the compliance of −200 nA before reaching −2.0 V. In the positive
voltage range, a similar change occurs, with some scans completing the set range
of up to 2.0 V before hitting compliance in the second measurement, but all traces
hit compliance in the first.
Unlike the first measurement, the second seems to show many different con-
ductance modes in the positive voltage across a wide range of currents. This
143
7.6 Nanocrystal Measurements
instability may be due to the small size of the gap in comparison to the others we
have looked at. Whereas SL46eH2 and L2 both had 30 nm wide wires patterned,
the width for D1 is 10 nm. Again, as the smallest current response is not repro-
duced in subsequent scans for either measurement, we might assume that some
physical change is made due to the electric field in the gap. The blue scan shows
NDR-type behaviour at around 1.25 V. This may be misleading, as it could be
switching between two states. However, it is possible that there could be breaks
in the wire outside of the gap into which nanocrystals have assembled. If this is
the case, there could be a situation of more than one nanocrystal in series, which
could lead to NDR (see Fig. 7.19).
For upsweeps, in the first measurement the switching between the two states
occurs from low to high on the second sweep (red), then from high to low on
the fourth sweep (magenta) at around the same voltage = 1.3 V. For the second
measurement, a similar result can be seen when comparing the second (red) and
sixth (navy) sweeps at around 1.0 V.
Figure 7.19: I-V characteristics of device SL46eD1 for the first and second mea-
surements, showing tunnelling conduction on similar scales.
The I-V characteristics of SL46fL2 can be seen in Fig. 7.20 and seem to con-
firm the possibility expressed above that a device might start off conducting only
through tunnelling across the gap, and then pull in or secure a nanocrystal as the
field inside the gap increases. The first two scans of this device show very little
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conduction (in the sub-nA range). When the third scan (blue) crosses into the
positive voltage range, an increase in conduction becomes apparent, suggesting a
structural change, but still showing tunnelling-type conduction. This tunnelling
appears to persist until the positive range of the penultimate scan (green), where
a large increase in current with step-like features appears and remains in the final
scan (navy).
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Figure 7.20: I-V characteristics of device SL46fL2, showing tunnelling through
the gap, following by an increased, step-like current suggesting incorporation of a
nanocrystals with increased electric field.
If we subtract an offset of 16.95 nA from the final scan and plot the final two
scans again (see Fig. 7.21), the we can see some reproducibility in the position of
the increases in current, made clearer by the inset which shows the first derivative
of both scans. Alignment of the larger peaks in the differential conductance seems
to occur at intervals of approximately 0.1 V up to 1.8 V, after which the I-V
characteristics oscillate erratically between a common high and low conductance
mode in both traces. This may be due to a common factor causing reproducible
physical re-arrangement or perhaps to CB of FN tunnelling.
145
7.6 Nanocrystal Measurements
SL46fL2 scans 5 and 6
Figure 7.21: I-V characteristics of device SL46fL2 scans 5 (green) and 6 (navy),
showing the possible alignment of current steps (when an offset of 16.95 nA is
subtracted from scan 6), and the first derivatives of these scans in inset.
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As with SL46e, SL46f was initially left overnight in a solution of HDT and
IPA, rinsed in IPA, then left overnight in a solution of NX383 CdSe nanocrystals
dissolved in IPA (at the same concentration as SL46e), then rinsed in IPA and
measured. After the first measurement was performed, the sample was rinsed in
toluene, and left in a solution of NX383 CdSe nanocrystals dissolved in toluene
(4 mg:40 mL) overnight, rinsed in toluene, dried with N2 and measured a second
time.
The results of these measurements for device D1 can be seen in Fig. 7.22.
The second measurement showed reduced conduction in comparison to the first,
just as with SL46e. The first scan of the second measurement, however, is in
the region of the first measurement, and even displays features that appear in
the first measurement, most notably, the jump in conduction between −1.7 and
−1.6 V. This again suggests some change in configuration of the device due to the
increased electric field, in this case it may be that a small number of nanocrystals
were spanning the gap during the first measurement.
First measurement
Second measurement
Figure 7.22: I-V characteristics of device SL46fD1 for the first and second mea-
surements, showing exponential modes.
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In the first measurement, again much like in SL46e but only in the negative
voltage regime, reproducible step-like features can be discerned. In the up sweeps,
a drop in current occurs for all three traces between −1.8 and −1.6 V (and in the
first scan of the second measurement as discussed above), and again between −1.6
and −1.4 V, when the current drops rapidly to nearly 0 nA and proceeds with
little conduction through the origin. The current is strongly asymmetric for this
measurement, but on a similar scale in the positive regime as the negative current
of the second measurement. The conduction in the positive is also devoid of step-
like behaviour, but seems to exhibit the characteristics of an empty gap. This
suggests that the connection is very unstable, and only complete in the negative
voltage when then electric field secures the nanocrystal to the metal surface of the
gap.
The behaviour in the negative-voltage regime is similar to that discussed for
SL46e, with switching between low- and high- conductance states and smaller
oscillations. The reduced current in comparison to SL46e might be explained by
conduction through fewer nanocrystals. After the second measurement, SL46f was
rinsed in IPA, and then returned to the NX383 nanocrystal:toluene solution and
left overnight. After rinsing in toluene and drying with N2, the chip was again
measured, and the results are shown in Fig. 7.23.
There is a marked increase in the conduction, with current values hitting com-
pliance in the positive and many times larger in the negative. Though the current
is much larger in the negative regime than in the previous measurement, only small
somewhat reproducible step-like features seem to persist, with a drop occurring be-
tween −1.3 and −1.2 V and an increase between −1.8 and −1.6 for the upsweeps.
Some distinct modes resolve at less than −1.2 V suggesting conduction through
more than one nanocrystal. In the positive voltage regime, step-like features are
present with some reproducibility (allowing for offset).
The first up sweep (black) shows a step at about 1.1 V, and then another
dramatic step at 1.4 V, which are repeated as drops in the down sweep (red), but
with the large drop occurring at around 1.0 V and the smaller drop at 0.6 V. The
interval between the steps in both scans is about 0.4 V. Subsequent upsweeps do
not exhibit the larger jump, suggesting a change in physical configuration after the
first sweep. Latter downsweeps suggest that the higher conductance level resides
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Figure 7.23: I-V characteristics of device SL46fD1 for the measurement after the
third dip in nanocrystal solution, showing an increase in conduction from the first
two dips.
past the compliance, as they both only show current beginning at about 0.8 V, with
the still smaller drops apparent between 0.4 and 0.6 V. This behaviour could be
attributable to conduction through several nanocrystals at higher voltages owing
to being pulled in by the electric field, sending the current into compliance. At
lower voltages, when the electric field is not as strong, the circuit is completed by
fewer nanocrystals, giving rise to the step-like and onset behaviour. The fact that
this behaviour is missing in all but the first upsweep suggests that when the current
goes into compliance, a physical rearrangement occurs that allows for increased
conduction which is then reset when the voltage goes into the negative regime.
Subsequent chips gave remarkably similar results for channel D1 (see Fig. 7.24,
left), even when all other channels showed open I-V characteristics. This cast
some doubt on the reliability of the connection at that channel; however, as the
scans showed discernible individual characteristics, the data has been included
with the above caveat. The measurement was run on an empty chip package after
the similarity was detected, and even with nothing in the chip socket, smooth
exponential traces were seen (similar to SL46jD1, Fig 7.24, right). D1 may have
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been somewhat shorted, but the oscillations and jumps in the traces may still be
characteristics of the nanocrystal devices superimposed on the characteristics of the
channel. As D1 is the only 10 nm wide wire that is located on the outside of a group
of wires, this may have influenced the success of the lithography and evaporation
in that location. The channel was later refitted, and any future reference to the
channel will indicate whether it was before or after this alteration.
SL46jD1 - 10 nm
Figure 7.24: I-V characteristics of devices SL46iD1 and SL46jD1.
For the remainder of the devices on SL46j, only two showed tunnelling-type
conduction (E1 and F1, see Fig. 7.25), but both were on a scale that suggests
tunnelling through the air rather than through a nanocrystal. As the scans are
almost identical, and the devices are adjacent, it may be surmised that the devices
are shorted together by stray metal. This measurement was performed after the
chip was immersed in the thiol:toluene solution overnight, then immersed in the
NX383 nanocrystal:toluene solution overnight followed by a rinse in toluene and
dried with N2.
Device H1 also showed tunnelling-type conduction on a very similar scale to
E1 and F1 (see Fig. 7.26). As H1 is adjacent to F1, this adds evidence to the case
that a stray strip of metal has connected all three devices. However, with H1, we
also see some spikes and increases in the conductance on the fifth scan (green),
which may suggest another unstable connection to a nanocrystal on one of the
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Figure 7.25: I-V characteristics of a SL46jE1 and SL46jF1, showing nearly identical
tunnelling.
three devices, or perhaps the physical rearrangement of the shorting metal such
that the conductance is increased in an unstable fashion.
Figure 7.26: I-V characteristics of device SL46jH1, showing large jumps in current.
Inset shows the tunnelling-type conductance, similar to SL46jE1 and SL46jF1.
One more device on SL46j shows this tunnelling-type conduction on a similar
scale. As can be seen in Fig. 7.27, L1 shows mostly featureless exponentials in
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the sub-nA range with oscillations at higher absolute values of voltage, suggesting
tunnelling through the air showing the transition to FN-type tunnelling (as seen in
the controls). The remaining devices on SL46j are split between open and shorted
in the first measurement. J2, H2 and L2 all show shorted characteristics, and the
remaining devices are all effectively open. The ratio of shorts to open circuits to
tunnelling devices indicates that the wire is continuous everywhere but at the gap
for most devices, and a few have a stray grains of metal spanning the gap. A
micrograph of SL46j can be seen in Fig. 7.28 and seems to show a well-defined
metal wire with a clear gap and assembled nanocrystals.
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Figure 7.27: I-V characteristics of device SL46jL1, suggesting tunnelling through
an empty gap.
After the first measurement, SL46j was rinsed in IPA and then returned to the
NX383 nanocrystal solution overnight, removed, rinsed in toluene and dried with
N2. The sample was again measured, giving a range of outcomes for the devices.
Devices A2, B2, C2, E2, F2, K2 were effectively open and devices H2, J2, L2 were
shorted. B1 begins with very strong, short-like conduction, then suddenly behaves
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Figure 7.28: Micrograph of SL46j. Inset shows higher magnification of area within
white rectangle.
as an open-circuit, suggesting that the circuit was blown due to the large electric
field. The remaining eight devices showed tunnelling-type conduction.
Device A1 was open in the first measurement, but shows strong exponential
conductance (see Fig. 7.29) in both the positive- and negative- voltage ranges.
Much like SL46fL2 (see 7.20), some step-like behaviour is present in the high-
voltage regime (both positive and negative), with features that line up (after ac-
counting for an offset) between the scans. Figure 7.29 highlights the downsweeps
that show this behaviour most clearly.
D1 again shows strong exponential conductance, however in this measurement
(see Fig. 7.30), the behaviour seems less erratic than in the previous measurement,
seemingly showing no switching between modes. This suggests a more stable ar-
rangement of the conducting elements. E1, F1, and H1 again show nearly identical
traces, and this time they also are very similar to D1, suggesting a short across all
four devices.
Devices K1 and L1 show nearly identical smooth exponentials, similar to J1
(see Fig. 7.31). As K1 and L1 are adjacent, it can be assumed they are shorted
together. J1 shows higher conductance and a steeper exponential, and is located in
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SL46j2A1 - 40 nm
Figure 7.29: I-V characteristics of device SL46jA1 after the second dip in nanocrys-
tal solution. Step-like features are apparent at higher voltages.
Figure 7.30: I-V characteristics of a SL46jD1 after the second dip (left), and
SL46jE1, F1 and H1 (right), showing nearly identical traces.
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a different region than K1 and L1. The smoothness of these traces, even at higher
absolute values of voltage, suggests direct tunnelling with a work function greater
than 2 eV and no switching between multiples of nanocrystals. However, if we plot
the differential conductance (Figs. 7.32,7.33 and 7.34), we again see smaller-scale
peaks (or groups of peaks) occurring before the individual peaks become difficult
to resolve.
Figure 7.31: I-V characteristics of a SL46jK1 and L1 after the second dip (left),
showing nearly identical traces and SL46jJ1 (right), showing similar conduction.
SL46k was immersed in the thiol:toluene solution overnight, rinsed in IPA, then
placed in the NX383:toluene solution overnight, rinsed in toluene, dried with N2
and measured. All devices but two were effectively open.
The results of this measurement for device D1 can be seen in Fig. 7.35, and
show what looks like tunnelling though the air initially in the negative voltage
(black and red), then at high positive voltage, a sudden jump in the current (red).
The channel had not yet been refitted at this point. The following trace (blue) still
shows high conduction in the positive-voltage regime, with some of the features
present in the red scan persisting (after accounting for an offset). The conduction
also increases for this and subsequent scans in the negative-voltage regime, but is
still almost an order of magnitude lower than the positive regime. This is similar to
the case of SL46fD1 (see Fig. 7.22), and might again be explained by an unstable
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Figure 7.32: Differential conductance of a SL46jJ1 after the second dip.
connection to one or more nanocrystals that only completes the circuit when there
is a high electric field created in this case by a large positive voltage.
The final scans (navy and violet) show short-like behaviour, although the navy
scan begins in the lower-current tunnelling regime at high negative voltage, it
rapidly goes into compliance before dropping back to under 200 nA at just under
−0.5 V. The trace decays to the origin and the short-like characteristic persists
into the positive voltage, but drops to nearly 0 nA again at around 0.2 V, be-
fore rejoining the exponential conduction (magenta). It quickly goes back into
compliance at around 1.2 V and finishes the scan out of range.
The final trace (violet) shows the current above 200 nA until the voltage goes
below about 0.6 V, where it again behaves in a short-like fashion. Both of the
final traces show some step-like features, either owing to the instability of the
configuration rather or to the nature of the conducting element. This behaviour
may be explained by a metal grain or strip (such as a lilypad from poor lift-off,
see Fig. 7.36) being pulled in by the large electric field and shorting the gap.
156
7.6 Nanocrystal Measurements
Scan 2
Scan 1
Scan 3
Scan 4
Scan 5
Scan 6
Scan 7
Figure 7.33: Differential conductance of a SL46jK1 after the second dip.
The results for E1 are shown in Fig. 7.37. Again, the device initially conducts
very little (black), but after reaching nearly −2.0 V, shoots into compliance. For
all subsequent traces, the current is out of range except when |V|<1.5 V. The
proximity to D1 implies that the two devices may be shorted together, perhaps
with a stray strip of metal bridging the two. The configuration seems very unstable,
with little reproducibility between scans, though some persistent step-like features
seem to resolve in the negative range around −0.6 V and −1.2 V. The behaviour of
the red trace in E1 looks similar to that of the navy trace in D1, further suggesting
some connection between the two devices.
SL46k was rinsed in IPA after the first measurement, then returned to the
NX383:toluene solution and left overnight, rinsed in toluene, dried with N2 and
measured again. Most devices were effectively open, including E1. This adds
credence to the idea that the results obtained for E1 in the first measurement
were a result of a stray metal strip connecting the device to D1, as a subsequent
soak in solvent may have cleared the metal. D1 shows tunnelling-like conduction
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Figure 7.34: Differential conductance of a SL46jL1 after the second dip.
followed by short-type behaviour, but is less erratic in this scan, implying that
the configuration is more stable after a second soak (see Fig. 7.38). This may
be attributable to more nanocrystals spanning the gap in parallel, thus smearing
out the changes in physical configuration due to electric field for all but the most
severe of adjustments. Some reproducibility of the step-like features in the high
positive voltages could be an indication of switching between conduction through
multiples of nanocrystals, but as the channel was still suspicious at this point, it
cannot be said for certain.
Device F2 shows tunnelling conduction, starting very small and possibly through
the air in the first scan (black, see Fig. 7.39), but increasing exponentially with
step-like features after about 0.7 V on the next scan (red). These features persist
into the next scan (blue), where some oscillations between high and low conduc-
tance modes appear, as discussed before, suggesting the activation of more than
one (or other multiples of) nanocrystal(s) in parallel. The conduction decreases
through to the final scan, again suggesting an unstable connection to a nanocrystal
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SL46kD1 - 10 nm
Figure 7.35: I-V characteristics of device SL46kD1.
Figure 7.36: Micrograph of SL49d, showing a possible short as a result of poor
lift-off.
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Figure 7.37: I-V characteristics of device SL46kE1 showing similar conduction to
SL46kD1, suggesting an unstable short between the two devices.
SL46k2D1 - 10 nm
Figure 7.38: I-V characteristics of device SL46kD1 after the second dip in nanocrys-
tal solution, showing unstable tunnelling, with some reproducibility between scans.
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or nanocrystals.
Figure 7.39: I-V characteristics of device SL46k2F2, showing an increase in con-
duction and steps at high positive voltages.
Device J1 shows some tunnelling-type conduction on the scale of an empty gap,
and all the remaining devices show open characteristics for this measurement.
SL48c was measured after being immersed in the thiol:toluene solution overnight,
followed by an overnight soak in the NX383:toluene solution. The chip was rinsed
in toluene, dried with N2 and measured at 77 K, and all the devices showed either
open or shorted characteristics. The measurement set-up had been refit, and the
results from D1 may be taken to be reliable from this point. Device F2 begin as
a shorted device, then showed open characteristics, suggesting the short had been
blown due to the high electric field across the gap, or broken due to electromigra-
tion.
SL48c was again immersed in the NX383:toluene solution and left overnight,
rinsed and dried as usual, and the 77 K measurement was repeated. Though most
devices still showed open or shorted characteristics, three showed tunnelling-type
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conduction. Devices H2, F2 and J2 all showed nearly identical traces on the scale
of tunnelling in the voltage range below the height of the barriers (see Fig. 7.40).
This may be attributable to shorting by stray metal. J2 (green trace) begins with
very weak through-air tunnelling, then conforms to the shape of the other two
devices, suggesting that the electric field in the gap induced by the tunnelling was
sufficient to pull the stray connecting element into contact with the device. All
three devices had shown open characteristics in the first scan.
Figure 7.40: I-V characteristics of devices SL48c H2, F2 and J2, showing a probable
connection between the devices.
The differential conductance of SL48cH2 after the second dip in nanocrystal
solution can be seen in Fig. 7.41. The first matching peaks for the first scan occur
in the positive at 0.45 V and at −0.42V in the negative, giving a conductance gap
of 0.87 V. Some smaller features are seen near 0.0 V which persist into the second
scan, but are not symmetrical about the axis. The second peaks also occur at
nearly the same absolute voltage. The spacings between these peaks is 0.27 V for
the positive and 0.28 for the negative. The subsequent peaks also show similar
spacings up to about 1.0 V. This symmetry is consistent throughout the scans,
though the peaks may shift in location or frequency, suggesting highly symmetric
barriers and tunnelling through a small number (perhaps just one) nanocrystal.
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If we look at Fig. 7.42 (showing the differential conductance for J2), and at
the three bottom plots particularly, we see that the peaks are small and seemingly
random and do not show a notable increase in frequency or size at a specific value
(as is apparent in the top three plots). The highest peak value of the three is 0.13
and the lowest value for a trough is −0.15 (arbitrary units) and may indicate that
this is the range for peak heights due to RTS or other noise.
After this second measurement, SL48c was again returned to the NX383:toluene
solution and left overnight, rinsed and dried as usual, then measured at 77 K.
Though the majority of devices still showed either open or shorted characteristics,
many displayed erratic conduction. D1 shows very slight conduction followed by a
spike at −1.6 V in the first downsweep (black). For the most part, the scale of the
current suggests tunnelling through the air, but the origin of the spikes might be
an unstable connection to a nanocrystal. The spikes do not appear to show much
alignment between the scans.
Though E1 was shorted in all previous measurements, after the first two scans,
the device showed an open characteristic. In this measurement of SL48c, the
compliance was set to 1000 nA (800 nA higher than in previous measurements).
The increased current may have been enough to blow the short, possibly due
to electromigration. Conversely, E2 began with open-circuit characteristics, then
showed a significant increase in conduction on the final scan (blue, Fig. 7.44). In
previous measurements, this would have been classified as a short since the current
would have hit the compliance of 200 nA at about -0.5 V. Some step-like features
appear at higher voltages, suggesting changes in the physical arrangement of the
system.
Devices F2, H2, J2 and K2 all show conduction with features, as can be seen
in Fig. 7.45. F2 is effectively shorted, especially using the convention of previous
measurements, as it exceeds ±200 nA very near zero voltage. However, the struc-
ture in the traces implies an instability, even in a ‘short’ circuit. The fourth trace
(magenta) is on the scale of conduction through nanocrystals, and shows some
oscillatory features in both the positive- and negative- voltage ranges before again
behaving like a short-circuit at high voltages. Some reproducibility is seen across
the traces, and both the first and third (black and blue) scans (both upsweeps)
163
7.6 Nanocrystal Measurements
0 . 0
0 . 2
0 . 4
0 . 6
 S L 4 8 c 2 H 2
0 . 0
0 . 2
0 . 4
0 . 6
dI/d
V
0 . 0
0 . 2
0 . 4
0 . 6
- 1 . 0 - 0 . 5 0 . 0 0 . 5 1 . 0
0 . 0
0 . 2
0 . 4
0 . 6
V  ( V )
Figure 7.41: Differential conductance of a SL48cH2 (after the second dip in
nanocrystal solution) showing similar peak spacings across the scans. Scan or-
der from top to bottom.
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Figure 7.42: Differential conductance of a SL48c2J2 (after the second dip in
nanocrystal solution) showing some alignment in the peaks before the device
stopped conducting. Scan order from top to bottom.
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Figure 7.43: I-V characteristics of devices SL48cD1 after the third dip, showing
spikes in the tunnelling current.
Figure 7.44: I-V characteristics of devices SL48c3E2 (after the third dip), showing
a switch from an open to a conducting device.
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show a change at approximately −0.5 V. This behaviour could mean that the gap
is spanned alternately by both stray metal and nanocrystals.
Figure 7.45: I-V characteristics of devices SL48c F2, H2, J2 and K2 after the third
dip.
Device H2 also shows a change from tunnelling on the scale of conduction
through a nanocrystal (or collection of a small number of nanocrystals) in the first
two traces (red and black, see Fig. 7.46). The step-like behaviour can be seen in the
insets, and suggests conduction through a single or small number of nanocrystals
where Coulomb effects may influence the transport. The device then suddenly
goes into compliance at around −1.5 V, and subsequent scans are unstable and are
effectively shorted once the third scan (blue) goes into the positive range. Again,
fluctuations in the current show that this short is also not anchored securely and
may be due to a competition between conducting through the nanocrystal and
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through the stray metal or to physical changes in the position of the metal. J2 is
also effectively shorted and the most securely shorted of the four, but still shows
some instability.
Figure 7.46: I-V characteristics of device SL48c H2 after the third dip.
From the differential conductance of SL48cH2 after the third dip in nanocrystal
solution (Fig. 7.47), we can see the peak spacing between the first two peaks are
comparable for the first two scans (0.08 for the first and second scans in the
positive, and 0.07 and 0.06 in the negative). The conductance gaps vary by a
factor of about 1.5 (1.61 for first scan and 1.06 for the second), however and
this earlier onset may be a result of the incorporation of more nanocrystals, or
the connection to the nanocrystals being made stable by the electric field. The
conductance spectrum of the first scan (black) is fairly similar to the final scans of
previous measurement of SL48cH2 (Fig. 7.41) after the second dip in nanocrystal
solution, suggesting the third dip in the nanocrystal solution either deposited more
nanocrystals near the gap or displaced previously assembled nanocrystals such that
they could be influenced by the electric field in the gap.
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Figure 7.47: Differential conductance of scans 1 (top) and 2 (bottom) for device
SL48cH2 (after the third dip in nanocrystal solution) showing comparable peak
spacings.
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The behaviour of the traces in K2 is very unstable, beginning with what looks
like conduction through a nanocrystal or nanocrystals in the first upsweep (bottom
right, black, see Fig. 7.45) in the negative voltage. The jump in conduction
at around -1.25 V could be due to conduction through more nanocrystals being
activated. The current remains jumpy for nearly a volt, before it decays to the
origin. The trace increases in a linear fashion until around 0.5 V, where it again
shows a jump and some oscillations between two states. The current begins to
increase rapidly after about 1.0 V, suggesting another unstable short circuit. The
device remains out of range on the downsweep (red) until it reaches about 0.5 V,
where it drops quickly, and exhibits near complete blockade of transport at about
0.25 V. The current remains near zero until it begins to increase more rapidly at
−0.5 V, where it follows the shape of the first trace until it jumps into compliance
at −1.25 V. The following scan (blue) behaves in much the same manner, with a
dip and rise in conductance at around −1.0 V, and again at −0.75 V and −0.6 V,
to match the first two traces. It follows the red trace closely until the point where
the conductance dropped at about 0.25 V.
Conversely, the blue trace shows a decrease in conductance here and carries
on in a manner similar to the first (black) trace, with matching jumps at around
1.0 V and again at about 1.25 V, if a slight offset is accounted for. After 1.5 V,
the device is again in compliance. The next trace (magenta) begins in compliance,
but shows some conduction in the range of the first (black) and third (blue) scans,
before increasing out of range until behaving like an unstable short circuit from 0.2
V. After crossing into the negative-voltage regime, the current decreases sharply
until slowing and displaying rapid oscillations before jumping back out of range at
−0.5 V.
The device remains in compliance on the following upsweep until −0.5 V, where
it exhibits similar oscillations as the magenta sweep, and dips (rather than jumps,
as the last scan) to near-zero conductance at 0.2 V, and shows little conductance
until passing through 0.0 V and up to around 0.25 V. It there begins to increase
exponentially following the path of the first scan (black) until it jumps out of range
at 1.0 V, where the other upsweeps (black and blue traces) showed jumps as well.
The final downsweep (navy) behaves, as the other downsweeps did, like an unstable
short, with oscillations between modes. Again, we see NDR-type behaviour which
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may be a result of switching between the modes, or breaks in the wire outside of
the gap that nanocrystals have assembled into (leading to measuring the current
of nanocrystals in series).
SL49d was placed in the the thiol:toluene solution overnight, immersed in the
NX383:toluene solution overnight, rinsed and dried in the usual way, then mea-
sured at 77 K. As with the other devices, a handful of shorts and open circuits
were present, as well as devices showing tunnelling-type conduction. A1 started as
a short circuit, then showed characteristics of an open circuit, suggesting another
blown short. The results for B1 can be seen in Fig. 7.48 and show the familiar
situation of varied tunnelling exponentials with conductance jumps suggesting con-
duction through one or more nanocrystals in conjunction with an unstable short
circuit, perhaps due to stray metal.
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Figure 7.48: I-V characteristics of device SL49dB1.
Device C2 showed smooth exponential traces on the scale of hundredths of nA,
suggesting tunnelling through the air. F2 began conduction in the negative voltage
on a similar scale for the first trace (black, downsweep, see Fig. 7.49), and this
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behaviour persisted until the second scan (red, upsweep) began to show exponential
conduction after 1.5 V, with steps that can be seen in the following trace (blue,
downsweep) after compliance is reached and maintained from about 1.8 V. The
blue scan assumes an exponential at around −1.0 V in the negative voltage regime,
and shows oscillation between two exponentials that are apparent in the next scan
(magenta). This suggests multiple nanocrystals, with the increases in conductance
corresponding to transport through an increased number of nanocrystals. The
magenta trace shows peaks in the same voltage range as previous scans (around
1.25 and 1.50 V) before finally going into compliance. The step-like structure we see
in the positive high-voltage range is familiar to us from other devices (SL46k2F2,
SL46j2A1 and SL46fL2) and may be due to CB of FN tunnelling. The next scan
(green) shows a similar form until the current drops rapidly into compliance at
about −1.5 V. The following upsweep (navy) shows conduction like that seen in
the positive voltage range of the green scan until dropping to almost zero after 0.25
V. The scan then behaves like the initial traces. The final scan (violet) shows an
exponential decrease with oscillatory features similar to the previous downsweep
(green).
If B1 and F2 are plotted on the same graph (see Fig. 7.50), common fea-
tures emerge between the two measurements. The sudden rise in conductance
in the negative- voltage regime occurs at around −1.8 V for both measurements.
Accounting for a slight offset, the peaks in the high-conductance mode in the
negative-voltage regime show some correlation. In the positive-voltage regime, the
low-conductance modes show some correlation.
SL49d was returned to the nanocrystal solution overnight in the usual way, then
measured again, however the second measurement showed all open devices. The
chip was immersed in nanocrystal solution again after the second measurement,
and then measured for a third time. Again, all devices showed open-circuit char-
acteristics. Upon repeating the overnight immersion and measuring for a fourth
time, B1 again showed tunnelling conduction combined with jumps out of the al-
lowed range for the current (see Fig. 7.51). The conduction appears to increase
with each scan (a trend that appears in other devices) until the final scan (violet)
looks effectively shorted.
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SL49dF2 - 10 nm
Figure 7.49: I-V characteristics of device SL49dF2 showing tunnelling conduction
on different scales.
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Figure 7.50: I-V characteristics of device SL49d B1 and F2.
Figure 7.51: I-V characteristics of device SL49dB1 (after the fourth dip in
nanocrystal solution).
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The chip was again left overnight in the nanocrystal solution, rinsed, dried and
measured in the usual way. All devices showed open-circuit characteristics but
B1. The I-V characteristics for this device can be seen in Fig. 7.52, and show
much smoother exponentials with clear modes. An interesting feature appears in
the navy scan where a clear jump in current can be seen in both the positive and
negative voltage at ±0.75 V.
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Figure 7.52: I-V characteristics of device SL49dB1 (after the fifth dip).
Looking at the blue scan of the differential conductance vs voltage plot for
SL49dB1 after the fifth dip in nanocrystal solution (second down in Fig. 7.53),
the first peak in the positive range occurs at 0.13 V and at -0.08 V in the negative.
This gives a total conductance gap of 0.21 V. Small peaks occur at nearly regular
intervals up to about 0.65 V for both positive and negative bias. For the positive,
the peak spacing between the first and second peaks is 0.12 V. The location of the
third peak is hard to discern from the trace, as there are two very closely-spaced
peaks at around 0.34 V. If we use this value (since it is the average of the two),
the peak spacing between the second and third peaks is 0.09 V, and then between
the third and fourth is 0.08 V. The final clear peak is the fifth, and the spacing
175
7.6 Nanocrystal Measurements
between the fourth and fifth is again 0.09 V. A sixth and larger peak occurs at 0.53
V, giving a spacing of 0.02 V between the fifth and sixth peaks. At this point, the
frequency of the peaks increases and becomes more erratic. A doublet of smaller
peaks, with peaks spacings of 0.03 followed by 0.06 gives way to a larger peak at
0.64 V (0.05 V from the last peak). If we look at the difference between the two
larger peaks, however, we obtain a value of 0.11 V, closer to the spacings of the
earlier peaks.
In the negative there is a similar situation, with the peak spacings as follows:
0.09 V, 0.10 V, 0.10 V, 0.12 V. At this point, as before, the next peak is much
larger and the spacing is 0.02 V. A smaller doublet of peaks is apparent (taking
the strong signals as the peaks) before another large peak occurs at 0.65 V, to
give a peak spacing between the final large peaks of 0.09 V. Comparing the values
obtained here to those of the 4.2 nm nanocrystals discussed in 4.5 of 0.19, 0.28, and
0.19 V for the spacing between peaks 1 and 2, 2 and 3 and 3 and 4, respectively, we
can explain the lower values by the reduced charging energy for the larger crystal
(EC ∝ (1/d)), as discussed for SL46eL2.
The peaks are broad in the lower voltages and seem to occur in groups at larger
voltages in the blue plot. This may be due to several factors. This suggests con-
duction through more than one nanocrystal, as the tunnelling levels may not line
up perfectly due to the inconsistencies in the metal gap and nanocrystal assembly.
This may also explain the high current. As the current increases from the first to
final scan (see Fig. 7.52), the conductance profile evolves from distinct peaks to
areas of multiple peaks, further suggesting that the increased conduction is due to
transport through more nanocrystals.
The peaks are fairly symmetric, as is to be expected in the case of deposited
metal electrodes. The slight asymmetry may be due to many factors, as will be
discussed in 8.4. The conductance gap for this measurement is a markedly reduced
from the bulk value for CdSe of 1.74 eV, for reasons that have been discussed.
If all three measurements of B1 are plotted together (see Fig. 7.54), some
correlation can be seen between the first and fourth measurements (black and
red), and some at low voltage between the fourth and fifth measurement (red and
blue). The increase in conduction from the first and fourth measurements to the
fifth suggests that conduction is occurring through more nanocrystals in the final
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Figure 7.53: Differential conductance of SL49dB1 after the fifth dip showing low-
voltage peaks in all scans. Scan order from top to bottom.
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scan. The green scan in SL49d after the fourth dip (Fig. 7.51) shows a similar jump
as the navy scan in Fig. 7.52, which was measured after another dip. However,
they occur at different voltages. This may indicate a change in the tunnelling
barriers due to contamination or some physical alteration to the electrodes.
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Figure 7.54: I-V characteristics of device SL49d B1 for the first (black), fourth
(red) and fifth (blue).
SL49e showed an assortment of shorted and open-circuit devices, with two de-
vices showing tunnelling. A2 has a smooth exponential character and is on the
scale of tenths of nA, suggesting tunnelling through the air. SL49eF2 showed simi-
lar behaviour to SL46fL2 (and many other devices showing large oscillations in the
high positive voltage regime, see Fig. 7.55). Again, this suggests an unstable con-
nection to a nanocrystal or nanocrystals that is made more secure by the increased
electric field in the gap (resulting in higher-conductance modes) and perhaps CB
of FN tunnelling.
SL49e was returned to the nanocrystal solution overnight then measured in the
usual way, and showed open-circuit characteristics for all devices. This process was
178
7.6 Nanocrystal Measurements
V (V)
Figure 7.55: I-V characteristics of device SL49eF2, inset show step-like features
and switching between modes.
repeated, and again all circuits were effectively open. The open circuit might be
due to the removal or displacement of the nanocrystal(s) by the soak in the solvent
or by the blast of N2 during drying.
SL49g shows mostly open circuits, but five devices (D1, E1, C2, E2 and H2)
give smooth exponentials, with different modes and some step-like features, see
Fig. 7.56. Two devices (B2 and F2) show open circuits followed by a smooth
exponential as before. The results from these devices can be seen in Fig 7.57. It is
possible, as in other devices, that the electric field in the gap may have attracted
nanocrystals into the device.
If we plot the differential conductance of the devices in Fig. 7.56 versus the
voltage, we see that the there is a large peak at around ±1.0 V for SL49g D1,
E1, C2 and E2, and slightly lower voltage (around ±0.8 V) for H2. Due to the
proximity of D1 and E1, it is possible that there is a sliver of metal that has shorted
the devices together, and the similarity of the traces may be a result of this. As
all of the devices are not located near each other, though still possible, shorting
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Figure 7.56: I-V characteristics of device SL49g D1, E1, C2, E2 and H2.
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Figure 7.57: I-V characteristics of device SL49g B2 and F2; inset shows differential
conductance with some peak alignment after accounting for an offset.
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across all of them is less likely. The smaller peaks which are visible in the lower-
voltage range may be due to single-electron tunnelling through the nanocrystal.
The differential conductances for all of the scans on these devices may be seen in
Figs. 7.58, 7.59, 7.60, 7.61, 7.62, which show similar results as those discussed
previously.
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Figure 7.58: Differential conductance of SL49gD1.
A large number of devices were tested and an assortment of results displaying
varied behaviour were obtained. It can be seen that there are common traits shared
by many of the devices, and the physics behind them will be discussed fully in the
final chapter of this thesis.
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Figure 7.59: Differential conductance of SL49gE1.
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Figure 7.60: Differential conductance of SL49gC2. Scan order from top to bottom.
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Figure 7.61: Differential conductance of SL49gE2. Scan order from top to bottom.
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Figure 7.62: Differential conductance of SL49gH2. Scan order from top to bottom.
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Chapter 8
Discussion & Conclusions
The work for this thesis began with the development of a process to create sub-
10 nm metallic gaps using a combination of selective-etch and angled evaporation
techniques. The small scale of the gaps created necessitated a thorough examina-
tion using both imaging and electrical studies. After the successful creation of the
nanogaps, the empty gaps were tested to establish their electrical behaviour before
assembling linker molecules and nanocrystals into the metallic gaps. The findings
of these studies will be summarised in this chapter, followed by a discussion of
further work to be conducted.
8.1 Low-Temperature Evaporations
Due to the pooling of deposited metal when the evaporations were performed
at room temperature (see 5.1.6), a sample cooling system was designed and im-
plemented to lower the temperature of the sample during evaporation in order
to encourage the metal adatoms to stick where they land and reduce grain size.
However, it was found for the thicknesses of metal that were used in this project
that the continuity of the metal film suffered substantially, and the technique was
abandoned.
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8.2 Reduced Barrier Height
It was found, as has been noted by several other research groups, that the effective
height of the tunnel barrier was not the expected value for Au and air ('5 eV),
but was substantially lower, and in many cases under 1 eV. This was evidenced by
the onset of field-effect tunnelling in the empty gaps, which only occurs once the
barrier height has been surpassed. The effects of this will be discussed in 8.5.1.
If the barrier height drops below the electron affinity of CdSe (4.8 eV), then the
system should not show a region of zero conductance at low bias, as the Fermi
level of the metal will be transposed out of the HOMO–LUMO gap.
8.3 Conductance Peaks
The shadow-evaporation process gave results for a 4.2 nm nanocrystal at 4.2 K
that showed conductance peak spacings of 0.19, 0.28 and 0.19 V (4.5). These
results showed reasonable agreement with an STM study of nanocrystals of the
same size (60).
Several selective etch devices (SL46eL2, SL46jJ1, SL46jK1, SL46jL1,SL48cH2,
Sl48cJ2, SL49dB1, SL49gD1, SL49gE1, SL49gC2, SL49gE2, SL49gH2) measured
with nanocrystals assembled into the gaps showed conductance peaks (or groups
of peaks) at spacings on the order of 0.1 V for voltages under 1.0 V. The peaks
and spacing showed convincing reproducibility through the scans. At higher volt-
ages, the individual peaks became hard to resolve. The peaks may have been
due to single-electron tunnelling through the nanocrystal(s) under the influence of
Coulomb blockade. The groups of peaks may represent tunnelling through several
nanocrystals in the device in parallel. The small differences in peak location may
be attributable to small differences in the way the nanocrystals have assembled or
to variations in the surface of the metal electrodes.
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As briefly mentioned in 7.3, it is likely that the electrodes are not completely
symmetric, which may give rise to asymmetry in the I-V characteristics. For the
case of the empty control gaps, this asymmetry is probably due to variations in
the surface profile or contamination of the gaps. The conduction is often highly-
dependent on the geometry of the leads, and it is unlikely both sides of the gap will
be identical. If there is more or less contamination on either side of the gap, the
potential barriers will be effected to different degrees, thus creating asymmetric
barriers.
For the case of the assembled nanocrystals, however (as will be discussed in
8.5.2) the nanocrystal may be placed nearer to one electrode than the other, which
will create unequal barrier heights that the electron must tunnel through on either
side of the nanocrystal. If the nanocrystal is not securely connected to the thiol
assembled on the metal electrode, then part of the electron’s journey through the
gap may be through the air, which will act as another tunnel barrier. In this case,
there may arise a preference for positive or negative voltage, as seen in SL46k2F2
and SL46fD1 due to the polarity of the electric field created in the gap. For
example, a positive voltage may create a field that pulls the nanogap into a secure
connection with the thiol, while a negative voltage creates a field that repels the
nanocrystal away from the thiol, creating an open circuit for that connection.
In the case of fully symmetric barriers, the potential is dropped evenly across
the two barriers. This is not the case for asymmetric barriers, see Fig. 8.1.
Under forward bias, the current will increase when the right Fermi level aligns
with a conducting level in the nanocrystal or molecule. Under reverse bias, the
current will increase when the left Fermi level aligns with a conducting level in the
nanocrystal or molecule. Since most of the voltage is dropped on the right barrier,
Vr > Vf , meaning that conduction will occur at a lower voltage for positive bias
than for negative bias (if positive is taken as forward and negative as reverse). For
our nanocrystal system the thickness of the barrier may vary in each device, and
may change due to rearrangements of the crystal under the electric field.
Asymmetry in the barrier may also give rise to different conductance regimes
and thereby influencing the occurrence and position of conductance peaks. As
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Figure 8.1: Asymmetric tunnel barriers at (a) no applied voltage, (b) under forward
bias, and (c) under reverse bias. ψ is the work function of the metal, A is the
electron affinity of the nanoelement. Vf and Vr are the applied forward bias and
the applied reverse bias, respectively.
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discussed in (60), if the tunnelling distance from the source to the dot is greater
than that from the dot to the drain, the tunnelling into the dot will be slower
than tunnelling from the dot, and there will only be one electron on the dot at
a time. In this regime, known as the shell-tunnelling regime, electron–electron
interactions will not occur. Conductance peaks in this regime will correspond to
single-particle energy levels and their degeneracies. If the case is reversed (greater
dot-substrate distance than dot-source distance), the tunnelling into the dot will
be quicker than tunnelling off the dot. In this regime, known as shell-filling, the
electrons may accumulate on the dot and the degeneracy of the states will be
broken by electron–electron interactions.
8.5 Current Oscillations
Many of our I-V characteristics show rapid oscillations in the measured current
as a function of voltage. The origin of these oscillations is hard to attribute to a
specific factor, and may be the result of any, or any combination, of the following
possibilities.
8.5.1 Fowler-Nordheim Tunnelling
As mentioned in the 7.3, the marked reduction in the tunnel-barrier height due to
the image potential and surface contamination can lead to the onset of field-effect,
or Fowler-Nordheim, tunnelling before reaching the value of voltage equal to the
work function of the metal divided by the elementary charge. In this regime, the
expression for the current vs the voltage evolves from the linear and exponential
relations to an expression that is no longer analytic. The procedure for numerical
evaluation can be found in the appendix of (15).
In 7.3, we modelled the empty gap system using the Simmons model (23). As
predicted, after the voltage reached the extracted value for barrier height for many
systems, the I-V characteristics began to exhibit oscillations likely due (at least in
part) to the onset of FN tunnelling through the air.
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At low biases in molecular or nanocrystal devices, it has been predicted by
Raichev (92), that the field-emission will increase in a step-like fashion due to the
single-electron charging energy changing the electric field that is responsible for the
field emission. Usually when discussing similar two-terminal devices, it is assumed
that the coupling between the nanocrystal/molecule and leads is strong, i.e. not
sensitive to the number of electrons determining the charge of the nanoelement. In
this case, the effective resistances of the coupling are thought to be nearly ohmic.
However, in systems such as ours, where the charging of the nanoelement may
invoke a physical displacement towards one of the leads, this is no longer the case
and the coupling becomes a function of the charge induced by the applied voltage.
The continuous variation of the voltage gives rise to discrete changes in the charge
by units of e, which in turn causes discrete changes in the field, F . We may then
introduce a field, FN that is a function of the discrete number of electrons N and
the continuous variable V . So, for a fixed voltage V , the nanoelement will stay
mostly in the N and N − 1 states, where N is determined by V . When in the
N state, tunnelling onto the nanoelement is blocked until an electron leaves the
nanoelement by tunnelling though the barrier. The nanoelement goes down to the
N − 1 state, before returning to the N state before the next FN tunnelling event
occurs, see Fig. 8.2.
The field-emission current is then given by evaluating
IN = ASF
2
Nexp
(
− F
FN
)
,F =
4
√
2m
3|e|h¯ W
3
2 , (8.1)
where m is the free-electron mass, W is the work function of the metal, S is the
effective emitting area, and A is a constant based on the values of the work function
and Fermi energy F of the emitting material, given by
A ' |e|
3
√
F/W
4pi2h¯(F +W )
. (8.2)
As the bias eV is increased, the N + 1 state becomes more favourable and the
current jumps from IN to IN+1 stepwise. In this manner, the I-V characteristics
exhibit a resemblance to Coulomb staircase, however, the stepwise nature may exist
in unusual circumstances, such as when the applied bias is orders of magnitude
larger than the charging energy.
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Figure 8.2: Fowler-Nordheim tunnelling and schematic representation of a
nanocrystal system. Image from (92).
If we consider the general case illustrated in Fig. 8.2, and following the ana-
lytical treatment in (92), we can arrive at an expression for the partial currents
IN given by
IN = AS(eN/R
2)2exp(−FR2/|e|N), (8.3)
where S, the emitting area, can be approximated by the surface area of the
nanoparticle, S = 4piR2. The total current is determined by
J = Z−1
∑
N
INexp(−EN/T ), (8.4)
where EN = (e
2/2C) [N − C2V/e]2 is the Coulomb energy (C2 is the capacitance
of the nanoelement with respect to the anode and C = C2 + C1 is the total
capacitance). A plot taken from (92) can be seen in Fig. 8.3, which shows the
I-V characteristics of the idealised emitter according to equations 8.3 and 8.4 for a
nanocrystal with R = 5 nm and d = 0.5 µm, and the metal taken as Au (W = 5.1
eV and F = 5.5 eV).
Experimentally, this phenomenon has been observed by Kim, et al. (93) for
suspended metal islands at 77 K (see in Fig. 8.4 which shows the model presented
in the paper and the measured trace). The oscillations in the I-V characteristics
are seen in the model plot from about 1.2 V.
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Figure 8.3: Current from the idealised emitter as a function of the applied field
F0 = V/L for the case of small C/G (nanoparticle in thermal equilibrium with
the cathode, upper curves) and for the case of C/G = 100 ps (lower curves), at
temperatures T = 77 K (solid) and T = 293 K (dashed). The inset shows the
distribution function PN at F0 = 5× 1065 V/cm for the second case. Image from
(92).
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Figure 8.4: Current IDS vs voltage VDS at 20 mV gate voltage; the data trace (red)
has been fitted according to (93). The current determined in the model calculation
(black) is switching between two stable states at around 1.73 V. The inset shows
the conductance dI/dV vs voltage VDS. Image from (93).
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8.5.2 Random Telegraph Signal
Very small electronic devices often exhibit discrete switching in the device resis-
tance due to the alternate capture and emission of carriers at defect sites. This is
referred to as random telegraph signal (RTS), and has been documented in studies
of Au (97) and CdSe (98) devices. In CdSe (and other) nanocrystals, this effect has
also been observed optically by blinking (see 2.2.4). The current switching seen
in our results likely is at least in some part due to this effect. This highlights the
sensitivity of the device to the electrostatics of the environment. Figure 8.5 shows
the I-V characteristics obtained by Steinberg, et al. (98) for a 30 × 5 nm CdSe
nanorod (NR) at He temperatures. Above an applied source-drain bias, VSD >
0.25 V, large fluctuations are present in the trace.
The group then performed current vs time measurements, with the applied
voltage fixed at VSD = 0.36 V, and the results can be seen in Fig. 8.6. The
trace shows the current switching between several distinct levels, with histograms
depicting the most- and least-frequently detected modes. The presence of several
levels suggests complex behaviour likely involving the presence of several traps.
In the measurements performed on the nanogaps, it is believed the smaller-
scale fluctuations were due to RTS, though the changes in the electric field due to
the trapping and emission of carriers may have had a knock-on effect and caused
physical rearrangements in the system causing large-scale changes.
8.5.3 Multiple Nanocrystals
As mentioned in 7.6, it could be the case that more than one nanocrystal has
spanned the gap in parallel. This would give rise to I-V traces that are multiples
of each other. As there is no definitive reference for the I-V of one nanocrystal
in this system, we cannot say for sure exactly how many nanocrystals are being
conducted though. It may be the case that the electric field created when the
voltage is applied to the gap pulls in a nearby nanocrystal, or secures a nanocrystal
to both electrodes where it had only been connected on one side previously. If we
look again at SL46eH2, Fig. 8.7, but focus on the positive-voltage range, we
could say for the data shown that the smaller-scale oscillations on the pink and
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Figure 8.5: Current multistability in a CdSe nanorod (NR). (a) I(V ) curve of a
30x5 nm NR (sample A) at T = 4.2 K. The current is multistable at the positive
onset of conductance. The dotted vertical line marks the voltage where the data
in the inset to (b) is taken. Inset: Image of the wired NR. The bright region on the
left is the Au electrode. The bar size is 20 nm. (b) Grey-scale coded normalised
current histogram vs VSD, extracted at each voltage from a 45 s long time-domain
signal with sampling resolution of 23 ms, revealing the multistable behaviour.
Inset: Time-domain signal at VSD= 0.36 V (marked by a vertical dashed line),
exhibiting current switching between several levels. Image from (98).
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Figure 8.6: Current statistics taken on a 30x5 nm NR (sample B) at T = 4.2 K
and VSD = 0.2 V. Sampling time is 55 ms. (a) I(t) during part of the 33 m long
scan. (b) Current-histogram of the data set showing two distinct current levels.
The probabilities of the current staying for duration τ at the high (H) and low
(L) current states are presented in (c) and (d), respectively, along with fits to
exp(-τ/τH,L), presented by the green lines. Image from (98)
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green curves depict RTS occurring during transport through, for example, four
nanocrystals. Then we see a sharp drop that falls to a fraction of the pink and
green scans, suggesting that the transport is now occurring through a fraction
of the original number, perhaps dropping to two nanocrystals. The intermediate
level that the navy scan switches to at higher voltages may suggest that one of the
nanocrystals of the original four did not clear the gap entirely, and the connection
to the circuit was just made insecure. Thus, the oscillations may be due to the
third nanocrystal coming in and out of electrical contact with the electrodes due
to the oscillating electric field. Another very clear example can be seen for SL46f
over the measurements after both dips, see Fig. 7.22.
SL46eH2 - 30nm
Figure 8.7: Positive voltage range of SL46eH2.
Similar results have been seen for measurements through molecular monolayers
on Au surfaces using an AFM tip, (40), where measurements over thousands of
systems resolved only five families of I-V curves. Each higher conductance curve
was a multiple of the fundamental curve. Applying this principle to the negative
range of SL46fD1, if we multiply the ‘fundamental curve’ (depicted in magenta in
Fig. 8.8) by a factor of five, we obtain the green curve, and if we multiply by 15,
we obtain the navy curve. The original plots can be seen to show good agreement
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with the multiples of the fundamental curve, strongly suggesting transport through
multiples of nanocrystals.
Figure 8.8: Families of curves in SL46fD1. The green and navy curves can be
found by multiplying the fundamental curve by a factor of 5 and 15, respectively.
The original data is shown in dotted lines.
It is also possible that the changes in linker binding, i.e. how many thiols are
attached to the crystal/metal, may cause oscillations in the current.
8.6 Further Work
Though the CdSe nanogap system was extensively tested at 77 K, it would be
useful to investigate the conduction over a range a temperatures. There are three
general conduction mechanisms for transport through nanoelements, which are
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broadly tunnelling, hopping and thermionic emission. Hopping transport takes
place in long molecules and solids when transport occurs by hopping between
localised states (and may be phonon-assisted). Thermionic emission takes place
when thermal energy provides excites electrons over a potential barrier. In the
case of proper tunnelling, the temperature dependence of the current is very weak,
but for hopping and thermionic emission, it goes as 1/T . If the I-V characteristics
remain fairly similar over a large range of temperatures, hopping and thermionic
emission may therefore be ruled out.
Another technique to further investigate the system would be gating the de-
vices, and the mask had been designed with eventual gating in mind by including
etch-pit and ohmic-pad layers. Gating the devices would allow for the conductance
through the junction to be more carefully controlled, and help discern the physics
behind the transport.
Due to the difficulties with the development and testing of the nanogaps, the
molecules synthesised by Professor Raithby were not tested. It would be of interest
to examine the system with the incorporation of both types of molecules, as well
as countless others. The nature of the process allows for the creation of a range of
gap sizes, limited only by the metal grain size at the one end and the collapsing
of the top layer of the sandwich structure at the other.
One of the main concerns with our project (and with nanofabrication in gen-
eral) is that of cleanliness. Though the chips are processed in a cleanroom, con-
tamination is still a problem. Ideally, all fabrication and measurement would be
performed in purged or vacuum conditions. The effect of possible water contam-
ination has been discussed in 7.3, but there are many other possible sources of
contamination, especially considering the chip is open to the air when measured.
Cleaning techniques may also be developed for the gaps, and (77) gives a good
overview of this problem and many methods used to overcome it. As conduction
through the semiconductor substrate should not be of too much concern for the
nanogaps, the only worry for changes in conduction due to oxidation should be
restricted to the conducting elements.
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Selective-Etch Process
1. Cleave wafer into 10x12 mm2 samples.
2. Clean samples by immersing in acetone and placing in an ultrasonic bath for
∼3 m, followed by immersing the sample in IPA and placing in an ultrasonic
bath for ∼3 m. Dry with N2. Bake 1 m at 90◦C to evaporate any solvent
residue.
I. Mesa Photolithography
3. Spin on 1813 photoresist at 5500 rpm for 30 s. Bake the sample at 90◦C
for 5m. Remove edge beads by exposing only the edges of the sample in the
mask aligner for ∼45 s, then developing the sample in MF319 developer for
∼1 m. Align the sample to the Mesa etch mask (Mask 1 on the SelEtchMask
maskset). Expose the sample for 3.7 s.
4. Soak the sample in chlorobenzene for 1 m.
5. Develop in MF319 developer for ∼1 m 30 s (develop until the pattern can
be clearly seen and then for another 45 s to ensure a nice undercut). Rinse
in DI water for ∼2 m, dry with N2.
6. Clean off any residual resist by either ashing in the Polaron barrel asher for
∼20 s, or by dipping in a 20% solution of HCl for ∼15 s, followed by rinsing
in DI water.
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7. RIE to specifications in 5.1.3 (must etch below AlAs layer, but not into
substrate).
8. Check etch depth with the Dektak. If it is satisfactory, place sample in
acetone to remove resist and clean as necessary. If the etch is not deep
enough, repeat previous step.
II. First Metal Layer Photolithography
9. Spin on Shipley’s 1805 PR at 5500 rpm for 30 s. Bake the sample for 4 m at
90◦C. Edge bead remove as before.
Align to layer 3 of the SelEtchMask Maskset (thin metal layer) and expose
2.7 s.
10. Soak in chlorobenzene for ∼4 m (less time for fresh chlorobenzene).
11. Develop ∼ 1 m 10 s in MF319 developer as before, rinse in DI water for
∼2 m, dry with N2.
12. Ash 45 s in Polaron barrel asher to prepare for evaporation.
13. Evaporate lift-off metal (5 nm of NiCr followed by 15 nm of Au).
14. Soak sample in acetone to lift off metal for ∼5 m. Check to ensure lift-off is
satisfactory, rinse in IPA and dry with N2.
III. Second Metal Layer Photolithography
15. Spin on Shipley’s 1813 PR at 5500 rpm for 30 s. Bake 5 m at 90◦C. Edge bead
remove as in step 3. Align to layer 4 (thick metal layer) of the SelEtchMask
Maskset and expose 3.7 s.
16. Soak in Chlorobenzene for ∼5 m, dry thoroughly with N2.
17. Develop ∼2 m in MF319 developer, rinse in DI water for ∼2 m, dry with N2.
18. Ash 45 s in Polaron barrel asher, or dip in 20% HCl solution for 15 s, then
rinse in DI H2O, and dry with N2.
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19. Evaporate lift-off metal (20–30 nm of NiCr, followed by 80–120 nm Au).
20. Soak sample in acetone to lift off metal for ∼5m. If lift-off is satisfactory,
rinse with IPA, then dry with N2.
* Optional Hydrofluoric Etch Window Photolithography*
21. Spin on 1813 PR at 5500 rpm for 30s. Bake 1 m at 90◦C. Edge bead remove
as before. Align to layer 2 of the SelEtchMask maskset and expose 6.5 s.
22. Develop 40 s in MF319 developer, then rinse in DI water and dry with N2.
IV. Hydrofluoric Etch of AlAs Layer
23. Dip in BHF etch solution (Merck Ammonium Fluoride Etchant), for at least
1 m 30 s, rinse in DI water and dry with N2.
V. Gap-Wire Electron Beam (E-Beam) Lithography
24. Clean sample by immersing in acetone and placing in an ultrasonic bath for
∼3 m, followed by immersing in IPA and placing in an ultrasonic bath for
∼3 m. Bake in a 150◦C oven for 60 m.
25. Spin on Neat A4 PMMA (950k molecular weight) at 7000 rpm for 60 s. Bake
in a 150◦C oven for 60 m.
26. Electron beam pattern as necessary.
27. Develop in E-beam fast fine feature developer (MIBK:IPA:MEK 5:15:1) for
required time. Rinse in IPA, dry with N2.
28. Prepare for evaporation as necessary (Dip in 20% HCl solution for 15 s).
VI. Gap-Wire Metallisation
29. Load into evaporator as specified in 5.1.6.
30. Evaporate gap-wire metal as outlined in 5.1.6.
31. Lift-off metal by soaking in acetone for required amount of time.
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32. Clean as necessary.
VII. Incorporation of Conducting Elements
33. Soak sample in HDT solution, rinse in toluene and immediately transfer to
conducting element solution.
34. Soak in solution with conducting elements.
35. Rinse in toluene, and dry with N2.
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Shadow-Evaporation Process
1. Cleave wafer into 15x15 mm2 samples.
2. Clean samples by immersing in acetone and placing in an ultrasonic bath for
∼3 m, followed by immersing the sample in IPA and placing in an ultrasonic
bath for ∼3 m. Dry with N2. Bake 1 m at 90◦C to evaporate any solvent
residue.
I. First Metal Layer Photolithography
3. Spin on neat A5 PMMA at 3000 rpm for 50 s. Oven-bake the sample at
150◦C for 60 m. (DO NOT EXCEED)
4. Spin on Shipley’s 1805 PR at 5000 rpm for 30 s. Bake the sample on a
115◦C hotplate for 60 s. Remove edge beads by exposing only the edges of
the sample in the mask aligner for ∼45 s, then developing the sample in
MF319 developer for ∼1 m.
Align the sample to the first metal layer of the TWIN maskset. Expose the
sample for 3.5 s.
5. Develop the PR in MF319 for ∼40 s. Rinse in DI water, dry with N2.
6. DUV flood expose for 16 m in UV ozone cleaner.
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7. Develop PMMA in 3:1 IPA:MIBK developer for 20 s, rinse in IPA, dry with
N2.
8. Clean off an residual resist by dipping in a 20% solution of HCl for ∼15 s,
followed by rinsing in DI water and drying with N2, OR ash for 20 s in the
Polaron barrel asher.
9. Evaporate lift-off metal (5 nm of NiCr followed by 15 nm of Au).
10. Soak sample in acetone to lift off metal for ∼60 m. If lift-off is satisfactory,
rinse with IPA, then dry with N2.
II. Second Metal Layer Photolithography
11. Spin on Neat A5 PMMA at 3000 rpm for 50 s. Oven-bake the sample at
150◦C for 10 m.
12. Repeat previous step for a second A5 PMMA layer, ovenbake at 150◦C for
60 m.
13. Spin on Shipley’s 1805 PR at 5000 rpm for 30 s. Bake the sample on a 115◦C
hotplate for 60 s. Remove edge beads by exposing the edges of the sample
for ∼45 s, then developing the sample in MF319 for ∼1 m. Align the sample
to the second metal layer of the TWIN maskset. Expose the sample for 3.5 s.
14. Develop ∼45 s in MF319 developer, rinse in DI water for ∼2 m, dry with
N2.
15. DUV flood expose PMMA for 20 m in UV ozone cleaner.
16. Clean off an residual resist by dipping in a 20% solution of HCl for ∼15 s,
followed by rinsing in DI water and drying with N2, or ash for 20 s.
17. Evaporate lift-off metal : 20–30 nm of NiCr followed by 160nm of Au for
patterned wafer, 20–30nm NiCr followed by 70–150 nm Au for unpatterned
wafer.
18. Soak sample in acetone to lift off metal for ∼60 m. Check to ensure lift-off
is satisfactory, rinse in IPA and dry with N2.
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19. Dip in BHF for 5 s, rinse in DI water, dry with N2.
20. Cleave into individual chips.
21. Adhere chips into chip packages using silver epoxy, and allow epoxy to cure
for ∼30 m in a 150◦C oven.
22. Au wire bond chips to chip package.
III. Third Metal Layer Photolithography : Shadow Evaporation
23. Spin on neat A5 PMMA at 8000 rpm for 50 s. Ovenbake at 150◦C for 60 m.
24. E-beam pattern using the S800 as outlined in 4.2.4.
25. Develop pattern using e-beam fast fine feature developer. Rinse in IPA for
∼2 m, dry with N2. Check development, if satisfactory, continue to next
step. If unsatisfactory, develop further.
26. Clean off an residual resist by dipping in a 20% solution of HCl for ∼15 s,
followed by rinsing in DI water and drying with N2.
27. Shadow evaporate lift-off metal as outlined in 4.2.5 (5 nm NiCr followed by
15 nm Au at 25◦ for 4.2 nm nanocrystals).
28. Soak sample in acetone overnight to lift off metal. If lift-off is satisfactory,
rinse with IPA, then dry with N2.
IV. Incorporation of Conducting Elements
29. Clean as necessary.
30. Soak sample in HDT solution overnight. Rinse in toluene, and immediately
transfer into the solution of conducting elements.
31. Soak in solution with conducting elements overnight.
32. Rinse in toluene, then dry with N2.
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Appendix C
Catalogue of Samples and Chips
Examined
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Samples	  and	  Chips	  Examined
Sample Chip Device Metalisation Imaged Measured Comments
SL03 all all Pos	  1:	  4.3/14.8;	  Pos	  2:	  1.0/3.1;	  Pos	  3:1	  5.2/14.81 Yes No Pos	  1=30,	  Pos	  2=	  vert,	  Pos	  3	  =	  150
SL07 all all Pos	  1:	  3.0/7.0;	  Pos	  2:	  2.6/6.2 Yes No Pos	  1=5,	  Pos	  2=150
SL10 all all No Yes No wet	  etch	  test
SL11 b all Pos	  1:	  3.0/12.0;	  Pos	  2:	  2.6/9.0 Yes No Pos	  1=5,	  Pos	  2=150
SL11 c all Pos	  1:	  3.5/5.0;	  Pos	  2:	  0.2/4.5 Yes No Pos	  1=5,	  Pos	  2=150
SL13 a all Pos	  1:	  4.0/6.0;	  Pos	  2:	  3.0/5.2 Yes No Pos	  1=5,	  Pos	  2=150
SL14 a-­‐f all Pos	  1:	  4.9/3.0;	  Pos	  2:	  4.3/3.5 Yes No Pos	  1=10,	  Pos	  2=150
SL14 g-­‐l all Pos	  1:	  3.0/3.0;	  Pos	  2:	  3.5/5.3 Yes No Pos	  1=8,	  Pos	  2=150
SL15 a-­‐d all Pos	  1:	  2.0/3.9;	  Pos	  2:	  5.2/3.5 Yes No Pos	  1=5,	  Pos	  2=150
SL18 g-­‐l all Pos	  1:	  3.0/3.9;	  Pos	  2:	  3.5/5.2 Yes No Pos	  1=10,	  Pos	  2=150
SL19 g-­‐l all Pos	  1:	  3.0/4.9;	  Pos	  2:	  8.7/6.9 Yes No Pos	  1=10,	  Pos	  2=150
SL20 adgj all Pos	  1:	  3.0/6.9;	  Pos	  2:	  3.0/8.9 Yes No Pos	  1=10,	  Pos	  2=150
SL22 all all Pos	  1:	  3.0/6.9;	  Pos	  2:	  3.9/4.9 Yes No Pos	  1=10,	  Pos	  2=170
SL23 d all Pos	  1:	  3.0/8.9;	  Pos	  2:	  3.9/4.9 Yes No Pos	  1=10,	  Pos	  2=170
SL33 i all No No Yes no	  metal,	  all	  open	  circuit;	  10	  nm	  gap
h all Pos	  1:	  4.8/5.8;	  Pos	  2:	  6.8/14/5 No Yes all	  open	  except	  B1	  shows	  tunnelling
k all vertical	  only	  =	  2.5/8.0 No Yes all	  open
SL33 d A1 Pos	  1:	  1.9/2.9;	  Pos	  2:	  8.7/17.3 No Yes Pos	  1=25,	  Pos	  2=	  150;	  tunnelling
B1 '' No Yes ";	  tunnelling
SL34 all all Pos	  1:3.2/6.9;	  Pos	  2:	  1.2/8.9 Yes No Pos	  1=10,	  Pos	  2=180;	  low	  temp
SL35 a all Pos	  1:	  1.9/17.4;	  Pos	  2:	  1.9/11.6 Yes No Pos	  1=15,	  Pos	  2=165;	  low	  temp;	  stacked	  wafer
b all Pos	  1:	  1.9/11.6;	  Pos	  2:	  1.9/7.7 Yes No ";	  RT
c,d all Pos	  1:2.9/4.8;	  Pos	  2:	  2.9/2.9 Yes No ";	  "
e all Pos	  1:	  1.9/2.9;	  Pos	  2:	  1.9/1.9 Yes No ";	  "
f all Pos	  1:	  1.9/1.5;	  Pos	  2:	  1.9/1.0 Yes No "
g all Pos	  1:	  1.9/2.9;	  Pos	  2:	  1.9/1.9 Yes No ";	  "
SL37 b all Pos	  1:	  1.9/1.9;	  Pos	  2:	  1.9/2.9 Yes No ";	  low	  temp;	  stacked	  wafer
d all Pos	  1:	  1.9/1.9;	  Pos	  2:	  1.9/2.9 Yes No ";	  RT
SL46 e D1 Pos	  1:	  3.5/1.2;	  Pos	  2:	  3.5/8.7;	  Pos	  3:	  4/5.4 No Yes Pos	  1	  =	  25,	  Pos	  2=150,	  Pos	  3=vert;	  RT;	  
H2 " No Yes "
L2 " No Yes "
SL46 f L2 Pos	  1:	  1.8/1.8;	  Pos	  2:	  4.3/8.7;	  Pos	  3:	  5/5 No Yes Pos	  1	  =	  25,	  Pos	  2=150,	  Pos	  3=vert;	  RT;	  tunnelling
SL46 j A1 Pos	  1:	  1.8/1.8;	  Pos	  2:4.5/8.7;	  Pos	  3:5.0/5.0 Yes Yes Pos	  1	  =	  25,	  Pos	  2=150,	  Pos	  3=vert;	  RT
B1 shallow	  angles	  used	  in	  SL46j Yes Yes ";";	  tunnelling
D1 " Yes Yes ";	  ";	  tunnelling
E1 " Yes Yes ;	  ;	  tunnelling
F1 " Yes Yes ;	  ;	  tunnelling
H1 " Yes Yes ;	  ;	  tunnelling
J1 " Yes Yes ;	  ;	  tunnelling
Samples	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K1 " Yes Yes ;	  ;	  tunnelling
L1 " Yes Yes ;	  ;	  tunnelling
SL46 i D1 " Yes Yes ;	  ;	  tunnelling
SL45	   a all Pos	  1:	  1.9/2.9;	  Pos	  2:	  4.3/8.7;	  Pos	  3:	  5/10 Yes No Pos	  1	  =	  25,	  Pos	  2=150,	  Pos	  3=vert;	  Low	  T
SL46 k D1 Pos	  1:	  1.8/1.8;	  Pos	  2:	  4.3/8.7;	  Pos	  3:	  5/5 No Yes Pos	  1	  =	  25,	  Pos	  2=150,	  Pos	  3=vert;	  RT;	  tunnelling
E1 shallow	  angles	  used	  in	  SL46k No Yes ";	  ";	  "
J1 " No Yes ";	  ";	  "
F2 " No Yes ";	  ":"
SL48 c D1 shallow	  angles	  used	  in	  SL48c Yes Yes ";	  ";"
E1 Yes Yes ";	  ";"
E2 Yes Yes ";	  ";open,	  then	  tunnelling
F2 Yes Yes ";	  ";tunnelling
H2 Yes Yes ";	  ";"
J2 Yes Yes ";	  ";"
K2 Yes Yes ";	  ";"
SL49 d A1 Yes Yes ";	  ";"
B1 shallow	  angles	  used	  in	  SL49d Yes Yes ";	  ";'
SL49 e A2 No Yes ";	  ";"
F2 shallow	  angles	  used	  in	  SL49e No Yes ";	  ";"
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